Hardware Implementation of Image Edge Detection Using Xilinx System Generator

1C. Sujatha and 2D. Selvathi
1Department of Electronics and Communication Engineering, Sethu Institute of Technology, Kariapatti, Tamil Nadu, India
2Department of Electronics and Communication Engineering, Mepoo Schlenk Engineering College, Sivakasi, Tamil Nadu, India

Corresponding Author: C. Sujatha, Department of Electronics and Communication Engineering, Sethu Institute of Technology, Kariapatti 626 115, Tamil Nadu, India Tel: 9442039061

ABSTRACT

Image edge detection plays a vital role in computer vision and image processing. Edges are most important properties of an image which are mainly used in image analysis and processing. Hardware implementation of image edge detection is essential for real time applications and it is used to increase the speed of operation. Field Programmable Gate Array (FPGA) plays a vital role in hardware implementation of image processing application because of its re-programmability and parallelism. The Simplified Gabor Wavelet (SGW) based edge detection provides better result than other conventional edge detection methods. The proposed work of this paper is FPGA implementation for this Simplified Gabor Wavelet based image edge detection approach. The proposed hardware implementation of Simplified Gabor Wavelet based method is done using Xilinx System Generator (XSG) tool. The hardware implementation result of Simplified Gabor Wavelet based edge detection method is compared with all other methods and proves that the proposed method is optimal for image edge detection. This architecture is implemented on Virtex 5 Field Programmable Gate Array platform.

Key words: Image edge detection, simplified gabor wavelet, xilinx system generator, field programmable gate array

INTRODUCTION

The quality of image is enhanced by using the various image processing technique which is widely used in many areas such as medical, video surveillance, target recognition and robotics application.

Edges are the pre-dominant features of an image which is mainly used to analyze the images and it plays a vital role in many applications of image processing. The performance of edge detection results affects the further processing such as object recognition and object classification etc. Many image processing applications are subject to a real time constraint. The requirement of real time image processing is not satisfied by software implementation on a computer, a dedicated hardware is needed to fulfill this real time requirement. Even though the general purpose processors are getting faster every day, image and video processing applications still need more computational powers. As an alternative to general purpose processors, such systems can be implemented on Digital Signal Processors (DSP), on the very expensive Application Specific Integrated Circuit (ASIC) or on FPGA. The advantages of FPGA such as high reprogram ability,
parallelism, flexibility and computational power prove that the FPGA implementation is better choice than DSP and ASIC based implementation (Draper et al., 2003). FPGAs are generally programmed using Hardware Description Language (HDL) which uses a low level, hardware-oriented programming model to fully exploit their potential performance (Kiran et al., 2009). But programming FPGAs using HDL is time consuming process and more complicated for large system design. This situation has been changing over with high level programming tools such as Handel-C, AccelDSP and Xilinx System Generator for DSP, etc.

Xilinx System Generator is a high-level software tool that enables the use of MATLAB/Simulink environment to create and verify hardware designs for Xilinx FPGAs quickly and easily (Elamaran et al., 2012). It provides a library of Simulink blocks, memories and DSP functions. It also includes a code generator that automatically generates HDL code from the created model. Generated HDL code can be synthesized and implemented in the Xilinx FPGAs. The Simulink blocks can operate in continuous time and floating point format.

But the XSG blocks can operate only in discrete-time and fixed-point format (Basu et al., 2012). Design entry is the first step for FPGA design flow, this design entry may be either using HDL language or Schematic based approach in conventional FPGA design. The design entry of XSG based FPGA implementation is block diagram representation of the entire system. Thus by using XSG, complex systems can be implemented easily. The FPGA based hardware implementation of image edge detection using Simplified Gabor Wavelet is proposed in this paper. This system is implemented on FPGA board using a combination of MATLAB Simulink and Xilinx System Generator prototyping environment. Conventional image edge detection algorithm such as Sobel, Prewitt, Robert and LoG are also implemented in FPGA using XSG. The proposed implementation result is compared with conventional approach.

There are many works already implemented on FPGA using Xilinx System Generator tool. Some of that works are listed in this section. Using Xilinx System Generator, Christie et al. (2011) proposed FPGA architecture for MRI image analysis and tumor characterization and experimental results for various filtering algorithms are given in this work. This architecture is implemented in XC3S500E-FG320 and only 50% of the resources are utilized for this implementation. A system for image reconstruction of Computer Tomography (CT) and its FPGA based hardware implementation is done by Que et al. (2010). This algorithm is co-simulated on both Hardware/Software using simulink and XSG block. This system is implemented on Virtex-2 processor. FPGA based architecture for image edge detection is presented by Sudeep and Majumdar (2011). In this architecture, Sobel, Prewitt and Robert algorithms are implemented on Spartan-3A FPGA device using XSG. FPGA based architecture for feature extraction of digital aerial images is presented by Harinarayan et al. (2011). This design is implemented on the Virtex-4 processor using XSG. Sobel and Prewitt based edge detection methods are used for this feature extraction.

Shanshan and Xiaohong (2010) implemented FPGA architecture for image edge detection using Xilinx System Generator tool. This architecture mainly used to identify the edge features of vehicle images. This system is implemented on Spartan-3E board and resource utilization summary is tabulated. The design and implementation of a real time DSP application using prototyping tools such as Matlab-Simulink and XSG is described by Basu et al. (2012). The design is implemented on a spartan-3A board and device utilization summary is given. FPGA implementation of an image processing system with the help of XSG is presented by Said et al. (2012). This architecture is implemented sobel based edge detection algorithm. The design was implemented on Spartan 3A and Virtex-5 FPGA devices and their utilization summaries are compared.
FPGA based implementation of conventional edge detectors such as Sobel, Prewitt, Robert and Laplacian of Gaussian (LoG) are already implemented using XSG (Sudeep and Majumdar 2011; Said et al., 2012). But the hardware implementation of Simplified Gabor Wavelet based edge detection using XSG is not available so far. Thus the proposed work of this paper is implementation of the SGW based edge detection using XSG and this proposed work is compared with other conventional method.

ALGORITHM OF SIMPLIFIED GABOR WAVELETS BASED EDGE DETECTION

In the spatial domain, a 2D Gabor filter is a Gaussian kernel function modulated by a sinusoidal plane wave as follows in Eq. 1 (Jiang et al., 2009):

\[ G(x, y) = \exp \left( \frac{x^2 + y^2}{2\sigma^2} \right) \exp \{ i\omega(x \cos \theta + y \sin \theta) \} \]

(1)

where, \( \sigma \) is the standard deviation of the Gaussian function in the x- and y-directions and \( \omega \) denotes the angular frequency. Family of Gabor kernels can be obtained from Eq. 1 by selecting different angular frequencies \( (\omega) \) and orientations \( (\theta) \). These kernels are used to extract features from an image. The most useful application of the Gabor Wavelets is edge detection (Mehrotra et al., 1992). For given an input image \( I(x, y) \), the Gabor Wavelet features are extracted by convolving \( I(x, y) \) with \( G(x, y) \) as in Eq. 2:

\[ \phi(x, y) = G(x, y) \ast I(x, y) \]

(2)

where, \( \ast \) denotes the 2-D convolution operation. The computation required for Gabor Wavelet based feature extraction is very intensive. This in turn creates a bottleneck problem for real time processing. Hence, an efficient method for extracting Gabor features is needed for many practical applications. Jiang et al. (2009) have proposed that the imaginary part of a Gabor filter is an efficient and robust means for face and edge detection. The imaginary part of a GW is as in Eq. 3:

\[ S(x, y) = \exp \left( \frac{x^2 + y^2}{2\sigma^2} \right) \sin [\omega(x \cos \theta + y \sin \theta)] \]

(3)

Set of Simplified Gabor kernels can be obtained from Eq. 3 by selecting different center frequencies and orientations. These kernels are used to extract features from an image. This method is known as Simplified Gabor wavelet (SGW). The number of orientations used in this work is four, i.e., \( \theta_k = k\pi/4 \) for \( k = 0, 1, 2, 3 \). As edges are much localized feature of an image, the value of angular frequency \( (\omega) \) should be small (Jiang et al., 2009). So edges can be detected efficiently by setting \( \omega = 0.3 \) and \( 0.5\pi \). Thus edge detection can be done efficiently by using SGWs of two different frequencies \( (\omega) \) and four different orientations \( (\theta) \). The convolution of SGW kernels with the image \( I(x, y) \) generates the SGW features and is denoted as \( \phi^r_{\omega, \varphi}(x, y) \). The resulting SGW feature at a pixel position is equal to the absolute maximum of the eight SGW features as shown in Eq. 4:

\[ \phi^*(x, y) = \max \{\phi^r_{\omega, \varphi}(x, y), i = 0, 1 \text{ and } j = 0, 1, 2, 3\} \]

(4)
where, $\omega_0 = 0.3\pi$, $\omega_1 = 0.5\pi$ and $\theta_j = j\pi/4$, for $j = 0, \ldots, 3$. Thus eight different SGW kernels are used to detect the edges. Maximum of these eight convolution results gives the edge map of an input image. Finally thresholding function is applied to get final binary edge output.

**METHODOLOGY OF PROPOSED HARDWARE IMPLEMENTATION OF SGW BASED EDGE DETECTION METHOD**

The image edge detection methods need to be implemented in hardware in order to meet the real time applications. FPGA implementation can be performed using prototyping environment using Matlab/Simulink and Xilinx System Generator tool. The design flow of hardware implementation of image edge detection using XSG is given in Fig. 1. Image source and image viewer are simulink block sets by using these blocks image can give as input and output image can be viewed on image viewer block set. Image pre-processing and image post-processing units are common for all the image processing applications which are designed using Simulink blocksets. Edge detection modules are different for each and every edge detection algorithms which is implemented using Xilinx System Generator blocksets.

**Image pre-processing unit:** The gray image is in 2D array size such as $R \times C$ where $R$, $C$ represent the row and column of an image respectively. For XSG implementation, the image must be converted into 1D data array. Image pre-processing blocks is used to convert the 2D image data into 1D data array which is shown in Fig. 2. Image Pre-processing block includes the Transpose, Convert 2-D to 1-D, Frame conversion and Unbuffer block. The Transpose block transposes the $R \times C$ input image matrix into $C \times R$ sized matrix. Convert 2-D to 1-D block reshapes a $C \times R$ matrix input to a 1-D vector. Frame conversion block set the output signal to frame based data and provided to unbuffer block which converts this frame to scalar samples output at a higher sampling rate.

**Image post-processing unit:** The image post processing block is needed to reconstruct 1-D array into 2-D image which is shown in Fig. 3. This block includes Buffer, Convert 1-D to 2-D block,
Fig. 4: Block diagram of SGW based edge detection using XSG

Transpose, Submatrix, Data Type Conversion blocks. Buffer changes input sequence into smaller or larger frame size. The Buffer block redistributes the input samples to a new frame size. The Convert 1-D to 2-D block changes 1-D vector data into 2-D data of the size of C*R matrix. The Transpose block transposes the C*R input image matrix into size R*C. The data type is converted using data type conversion block.

**Edge detection module for SGW based image edge detection method:** The proposed FPGA implementation for Simplified Gabor Wavelet based edge detection is done by using simulink and XSG block. The proposed architecture consists of image pre-processing, image post-processing and edge detection modules as shown in Fig. 1. The image pre-processing and image post-processing blocks are already shown in Fig. 2 and 3. The image edge detection module for Simplified Gabor Wavelet based approach is shown in Fig. 4. By using image pre processing block, 2-D image is converted into 1-D signal.

The eight SGW kernels are implemented using convolution sub systems and detailed block diagram of convolution subsystem is shown in Fig. 5. The coefficient for these convolution blocks are obtained from Matlab implementation of SGW mask which is discussed in previous chapter. Eight SGW convolution subsystems are used to get edge features. The maximum of these eight outputs is found out using M-code subsystem. Thresholding function can be implemented using Mux block, edge output of image can be displayed on video viewer block.
Fig. 5: Detailed block diagram of convolution module in SGW based edge detection

**Hardware implementation of conventional image edge detection method:** Conventional edge detection method such as Sobel, Prewitt, Robert and LoG can be implemented in FPGA using XSG. In these methods edges are detected by convolving the images with the following respective kernels (Gonzalez and Woods, 1992).

<table>
<thead>
<tr>
<th>Operators</th>
<th>Gx</th>
<th>Gy</th>
</tr>
</thead>
</table>
| Sobel     | \[
\begin{bmatrix}
-1 & -2 & -1 \\
0 & 0 & 0 \\
1 & 2 & 1 \\
\end{bmatrix}
\] | \[
\begin{bmatrix}
-1 & 0 & -1 \\
-2 & 0 & 2 \\
-1 & 0 & 1 \\
\end{bmatrix}
\] |
| Prewitt   | \[
\begin{bmatrix}
-1 & -1 & -1 \\
0 & 0 & 0 \\
1 & 1 & 1 \\
\end{bmatrix}
\] | \[
\begin{bmatrix}
-1 & 0 & 1 \\
-1 & 0 & 1 \\
-1 & 0 & 1 \\
\end{bmatrix}
\] |
| Robert    | \[
\begin{bmatrix}
-1 & 0 \\
0 & 1 \\
\end{bmatrix}
\] | \[
\begin{bmatrix}
-1 & -1 & -1 \\
-1 & 8 & -1 \\
-1 & -1 & -1 \\
\end{bmatrix}
\] |
| LoG       | \[
\begin{bmatrix}
0 & 1 & 0 \\
1 & 0 & 1 \\
0 & 1 & 0 \\
\end{bmatrix}
\] |

These kernels are designed to respond maximally to edges running vertically and horizontally relative to the pixel grid. The gradient magnitude is given as Eq. 5:

$$|G| = |G_x| + |G_y|$$  \hspace{1cm} (5)

Thresholding is applied to identify the edge pixels. If gradient is greater than threshold then that pixels are kept as edge pixel. Otherwise it is noted as non edge pixels.

These conventional edge detection methods are implemented on FPGA using Xilinx System Generator. The design flow is as shown in Fig. 1. By using Image pre-processing block image is
Fig. 6: Edge detection module for hardware implementation of conventional methods

converted into 1D data array. The image edge detection module for this conventional approach is shown in Fig. 6. The main block is edge detection module which is used to perform the arithmetic operation for edge detection method. To implement conventional edge detection method such as Sobel, Prewitt, Robert and LoG, the coefficient of FIR filter is changed according to the corresponding kernels.

RESULTS

The proposed FPGA implementation for Simplified Gabor Wavelet based image edge detection method was done using MATLAB-Simulink and Xilinx System Generator tool. The SGW based edge detection method was also implemented on MATLAB. Both hardware and software implementation of Simplified Gabor Wavelet based edge detection method for various images was tabulated in Table 1. The conventional edge detection methods such as Sobel, Prewitt, Robert and LoG are also implemented using Xilinx System Generator. The results of proposed hardware implementation of simplified Gabor based approach was compared with conventional methods and this comparison was shown in Table 2.
Table 1: Comparison of hardware and software implementation of SGW based edge detection

<table>
<thead>
<tr>
<th>Original image</th>
<th>Software implementation</th>
<th>Proposed hardware implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image1" alt="Original Image" /></td>
<td><img src="image2" alt="Software Implementation" /></td>
<td><img src="image3" alt="Proposed Hardware Implementation" /></td>
</tr>
</tbody>
</table>

**Fig. 7:** Top level RTL schematic of proposed architecture and detailed internal RTL schematic of single convolution block

After this simulation result, the entire design was synthesized into Vertex-5 device (5vsx240tff1738-2) and bit stream of the entire system was generated. The generated bit stream was verified by downloading it onto the FPGA board and ensured it ran successfully. The generated top level RTL schematic of the proposed SGW based edge detection system and the internal schematic of single convolution block are given in Fig. 7. The device utilization summary for
Table 2: Comparison of proposed hardware implementation of SGW result with other methods

<table>
<thead>
<tr>
<th>Original image</th>
<th>Sobel</th>
<th>Prewitt</th>
<th>Robert</th>
<th>Log</th>
<th>SGW</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image1" alt="Original Image" /></td>
<td><img src="image2" alt="Sobel" /></td>
<td><img src="image3" alt="Prewitt" /></td>
<td><img src="image4" alt="Robert" /></td>
<td><img src="image5" alt="Log" /></td>
<td><img src="image6" alt="SGW" /></td>
</tr>
</tbody>
</table>
Table 3: Comparison of device utilization summary for proposed FPGA implementation of SGW method with other methods

<table>
<thead>
<tr>
<th>Edge detection method</th>
<th>Sobel</th>
<th>Prewitt</th>
<th>Robert</th>
<th>LoG</th>
<th>Proposed SGW</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Used</td>
<td>Available (%)</td>
<td>Used</td>
<td>Available (%)</td>
<td>Used</td>
</tr>
<tr>
<td>Slices</td>
<td>159</td>
<td>37440 1</td>
<td>162</td>
<td>37440 1</td>
<td>188</td>
</tr>
<tr>
<td>Slice Registers</td>
<td>461</td>
<td>149760 1</td>
<td>461</td>
<td>149760 1</td>
<td>420</td>
</tr>
<tr>
<td>Slice LUTs</td>
<td>282</td>
<td>149760 1</td>
<td>282</td>
<td>149760 1</td>
<td>350</td>
</tr>
<tr>
<td>Bonded I/OBs</td>
<td>17</td>
<td>960   1</td>
<td>17</td>
<td>960   1</td>
<td>39</td>
</tr>
<tr>
<td>DSP48Es</td>
<td>5</td>
<td>1056  1</td>
<td>5</td>
<td>1056  1</td>
<td>8</td>
</tr>
<tr>
<td>BUPG</td>
<td>1</td>
<td>32    3</td>
<td>1</td>
<td>32    3</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 4: Comparison of timing summary for proposed FPGA implementation of SGW method with other methods

<table>
<thead>
<tr>
<th>Speed Grade</th>
<th>Sobel</th>
<th>Prewitt</th>
<th>Robert</th>
<th>LoG</th>
<th>SGW</th>
</tr>
</thead>
<tbody>
<tr>
<td>-2</td>
<td>-2</td>
<td>-2</td>
<td>-2</td>
<td>-2</td>
<td>-2</td>
</tr>
<tr>
<td>Minimum Period ns</td>
<td>2.481</td>
<td>2.481</td>
<td>2.502</td>
<td>2.481</td>
<td>6.482</td>
</tr>
<tr>
<td>Maximum Frequency MHz</td>
<td>403.088</td>
<td>403.088</td>
<td>403.088</td>
<td>403.088</td>
<td>154.659</td>
</tr>
<tr>
<td>Minimum arrival time before clock ns</td>
<td>0.98</td>
<td>0.98</td>
<td>1.287</td>
<td>0.98</td>
<td>0.98</td>
</tr>
<tr>
<td>Maximum output required time after clock ns</td>
<td>2.826</td>
<td>2.826</td>
<td>3.256</td>
<td>2.826</td>
<td>2.826</td>
</tr>
</tbody>
</table>

The proposed FPGA implementation of SGW based method was compared with conventional method implementation and this comparison was tabulated in Table 3. The timing summary for proposed FPGA implementation of SGW method was compared with other methods and this summary was tabulated in Table 4.

**DISCUSSION**

FPGA implementation of conventional edge detection methods are already done in some other work. But FPGA implementation of SGW based edge detection algorithm is not yet implemented so far. So this proposed FPGA implementation of SGW based edge detection work is new in this area. The comparison result of proposed hardware and software implementation of SGW based method proves that proposed hardware implementation provides better result than software implementation. Proposed SGW based hardware implementation result is compared with conventional approaches. This comparison proves that SGW based approach provides optimal result than other conventional approaches. The device utilization summary shows that the device requirement for all those methods also very less. The proposed hardware implementation of Simplified Gabor Wavelet based image edge detection gives efficient edge map for all types of images.

**CONCLUSION**

This proposed architecture is constructed using a prototyping environment which consists of MATLAB-Simulink and Xilinx System Generator tool. The result given in this work proves that the proposed hardware implementation of Simplified Gabor Wavelet based image edge detection gives optimal result for all kind of images such as biomedical image and satellite image. Thus this proposed architecture is very well suited for real time image edge detection applications.

**REFERENCES**


