Prototyping a Reconfigurable Computing System for Education

Fang-Hsi Kuo
Department of Information Management, Jin Wen Institute of Technology, Taiwan, Republic of China

Abstract: In this study we brought up a design environment of reconfigurable computing system for college education. It includes a suite of software named RePCI Tool and a multi-FPGA PCI board named PCI-mFCU. In order to meet the requirements of more and more functionalities, complexities and shorter and shorter time-to-market of products, the environment also including an Intellectual Property library (IP Library). Hardware designers could reuse IP library to reduce the development time. After that, designers could verify their designs by PCI-mFCU. Using the proposed design environment, our students could learning digital logical design step by step from create basic component to function implement and target to system design by VHDL. Finally, we develop and verify some image processing applications using this rapid prototyping system with RePCI Tool and PCI-mFCU.

Key words: FPGA, reconfigurable computing, rapid prototyping system, image processing, reuse

INTRODUCTION

In the trend of product development, the product life cycle is getting shorter, but the functionalities and complexities are getting higher. These factors would block the designers and manufacturers designing new products. In other words, the problem is the speed of designer designing new product can not reach the speed of the complexity and functionality that product needed. In this reason, it is a tendency for speed up the product design by using IP.

In the recently system development, most requirements of users are achieved by using pure hardware or pure software. The advantages of pure software system development are easy development, high flexibility, easy to modify, development time and cost lower than hardware need. But the defect of pure software development is the performance not good enough to execute part of operations such as images encode/decode data encryption/decryption. It can be observed easily and be a fatal drawback in the efficiency first times. In the other side, developing system by hardware could get higher performance, while it needs long develop time, no flexibility in designing system, high cost. Therefore, it could solve problems more efficiently by using a reconfigurable computing system[6-9] which is give consideration to hardware and software system development. In this system, hardware part could be modified by software part's requirements. Hardware circuits could be fast developed configured to share software tasks. This system combined the flexibility of software and the speed of hardware. Furthermore, it could accelerate the time to design customized hardware by integrating an IP library into reconfigurable computing system. Therefore, the cost of system development is lower, the reuse of source code is higher. For these reasons, system development time could be shorter.

In this study, we proposed a design environment named RePCI Tool. Hardware designer could use an IP Library in RePCI. This IP library offers a wizard to select IPs by the user. After selecting the IPs, the wizard will generate a Hardware Description Language[6-7] of IP's component architecture. By using components, it increases the flexibility and hierarchy of design. RePCI Tool also provides functions to edit the design synthesize the design, place and route the design. In the verification, this study also provides a reconfigurable computing hardware called PCI-mFCU. User could use PCI-mFCU by assessing Peripheral Component Interconnect, PCI interface. The PCI-mFCU could share tasks from software to raise the system performance. Finally, in the application part, we design and verify some image processing functions by using this design environment.

BACKGROUND OF RECONFIGurable COMPUTING SYSTEM

Before going deep into this study, we will make an introduction as background to Field Programmable Gate Array (FPGA) and reconfigurable computing system.

Field Programmable Gate Array (FPGA): FPGA is a hardware which can be reconfigured in seconds. Its main components are Configurable Logic Block (CLB), Input/Output Block (IOB), Programmable Switch Matrix (PSM) and Others. The basic architecture of FPGA is
Re-configurable computing: In the traditional system program design, programmer chooses software or hardware to solve their problems. Using hardware is better or using software. It will explain the advantages and disadvantages of using hardware or software.

In the aspect of hardware, it executes program by spatial execution, that is to say, hardware costs more area to get the speedup. Hardware is designed sophisticated previous and can execute programs in parallel shown in Fig. 2. Therefore, high speed execution is an important advantage. The disadvantages of hardware are long design time, accept only specific operator and fixed architecture. Cannot to be changed is the main drawback.

In the aspect of software execution, software use sequential execution to solve program, shown in Fig. 3. Sequential execution needs more time to decode the instruction, move data that the instruction needs. Therefore the execution time is much longer than hardware execution. The advantages of software are short developing time and flexibility.

As is described above, both hardware and software execution has its advantages and disadvantages. In this reason, we would like to design a reconfigurable computing develop environment to combine the high

---

**Fig. 1: Basic architecture of FPGA**

shown in Fig. 1. Because of using Xilinx Spartan-II FPGA[9] in this study, we target to Spartan-II FPGA as example.

**Configurable Logic Block (CLB):** The main and most important component of FPGA is CLB. While Logic Cell (LC) is the basic building block. One LC contains 4-input function generator, carry and Control Logic and Storage element. The input of function generator will drive the input of CLB and the input of D-flop-flop. Each Spartan-II CLB contains four LCs. The function generator is made of lookup table. This lookup table provides 4 bit input data and calculates various functions by using the lookup table. The Carry and Control Logic can provide high speed carry-in operation. Storage element can be configured as edge triggered D Flip-flop or level-sensitive latch.

**Programmable Switch Matrix (PSM):** The PSM is a matrix which is decided the layout by the commercial tool, ISE, foundation, or Webpack. This matrix can be reconfigured to increase the flexibility of hardware use. While getting the flexibility, it lost the speed. PSM always become the bottleneck of FPGA, because it has the longest delay path. PSM use most area of FPGA above all other components.

**Input/Output Block (IOB):** IOB is an input/output block which is used of receiving any standard input/output signals outside from the chip.

**Others:** FPGA contains some other components like Blocked RAM, multiplier, high speed arithmetic logic, Tristate Buffers so on. Those components are different by FPGA series and can be used by HDL.

---

**Fig. 2: Hardware execution**

**Fig. 3: Software execution**
speed of hardware with the flexibility of software. Besides, it is necessary to build an IP Library to speed up the design time. By using this IP Library, these IPs could be reused. The speed up can be obviously observed when execution specific execution such as for and while instructions in software.

The fastest architecture of all the architecture of reconfigurable computing system\cite{10} is functional unit\cite{12,13} (Fig. 4). This functional unit works like cache and put in CPU when designing and manufacturing CPU. The functional unit can be reconfigured as instructions to be called by software. Some reconfigurable computing architecture like Chimaera\cite{10} from Northwestern University can be partial configured. Because of the consideration of cost, the size of functional unit is not large. Therefore, the functional unit always configured as custom instruction. By matching the functional unit, it needs to modify the compiler to use the functional unit.

The second kind architecture of reconfigurable computing system is co-processor (Fig. 5). Co-processor is put out of CPU and communicated with CPU by fixed and limited bandwidth. The reconfigurable unit is used as co-processor. For example, in 80486, Intel added a floating point unit outside of CPU. At that time, CPU has two types. One CPU has floating point unit named 486DX. Another has no floating point unit called 486SX. Other architecture researches like OneChip\cite{10} and GAR\cite{10}.

![Fig. 4: Functional unit](image)

![Fig. 5: Co-processor](image)

In order to lower the uncertain factor, cost and complexity, we forsake the high performance of functional unit to choose the high portability of Standalone Processing Unit\cite{11,12} (Fig. 6). The reconfigurable unit is connected with system bus or external bus. Because accessing the bus, the performance is much lower. The virtues of the architecture are low cost, high portability and needless to modify the compiler to fit the architecture.

![Fig. 6: Standalone processing unit](image)

**Re-configurable computing and its development environment:** In this section, we will describe the reconfigurable computing develop environment. The development environment combines two parts, one is RePCI Tool and the other is PCI-mFPU. The design flow is shown in Fig. 7 and each part of the environment is described below. The multiple FPGA partition phase is being develop now, not includes in this study.

**RePCI tool:** We always make a circuit as component when designing digital circuit by HDL. Components make the management and usage much easily. Components also make the single simulation possible to lower the risk of designing a huge system. We can design system made up of small components. By this reason, we implement a graphical user interface, RePCI shown in Fig. 8, with IP library. RePCI provides some functions: HDL edit, hardware synthesize, hardware place and route and hardware configure.

The IP library provides IP functions not only the four fundamental operations of arithmetic but also provides general logic circuits and parameterized IP. User could use the IP Library by a wizard and setup user design step by step. The IP Library design flow is shown in Fig. 9. After setup the design by the wizard provided by IP library, the wizard will generate a HDL file which is composed of HDL components. Finally, user needs to port map the components themselves to complete the hardware design.

The IP Library contains lots of IP components which are listed in Table 1 those are created by our students. Each IP has its own document with it which is shown in
Table 2, Adder for example. If the input/output length of IP is not big enough, it could combine smaller components to be a big component. Above all, user can also add user created IP into the IP library for further use.

Table 1: IP List in IP Library

<table>
<thead>
<tr>
<th>IP type</th>
<th>IP name</th>
<th>8 bit</th>
<th>16 bit</th>
<th>32 bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP name</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AND</td>
<td>LFSR8</td>
<td>AND16</td>
<td>ENCODER16</td>
<td>AND32</td>
</tr>
<tr>
<td>8OR8</td>
<td>mult8</td>
<td>OR16</td>
<td>EqualChecker16</td>
<td>OR32</td>
</tr>
<tr>
<td>NOT8</td>
<td>Req8</td>
<td>NOT16</td>
<td>FIFO16</td>
<td>NOT32</td>
</tr>
<tr>
<td>XOR8</td>
<td>RippleAdder8</td>
<td>XOR16</td>
<td>LFSR16</td>
<td>RippleAdder16</td>
</tr>
<tr>
<td>BitInPctr8</td>
<td>SELECTOR8</td>
<td>BitInPctr16</td>
<td>mult16</td>
<td>BitInPctr12</td>
</tr>
<tr>
<td>Bigger8</td>
<td>shift8</td>
<td>Bigger16</td>
<td>RippleAdder8</td>
<td>Bigger32</td>
</tr>
<tr>
<td>boothalu18</td>
<td>subtractor8</td>
<td>boothalu16</td>
<td>SELECTOR16</td>
<td>boothalu32</td>
</tr>
<tr>
<td>div8</td>
<td>Sync_Counter8</td>
<td>Div16</td>
<td>subtractor16</td>
<td>unincrit32</td>
</tr>
<tr>
<td>ENCODER8</td>
<td>unincrit8</td>
<td>CarryLookAheadAdder16</td>
<td>ENCORDER32</td>
<td></td>
</tr>
<tr>
<td>EqualChecker8</td>
<td>unincrit8</td>
<td>EqualChecker32</td>
<td>ENCORDER32</td>
<td></td>
</tr>
<tr>
<td>FIFO8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IP type</th>
<th>Parameterized</th>
<th>Image processing</th>
<th>Others</th>
</tr>
</thead>
<tbody>
<tr>
<td>IP name</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>param_AND</td>
<td>Gray</td>
<td>3to8 decoder</td>
<td>CLKdiv2</td>
</tr>
<tr>
<td>param_OR</td>
<td>Edge Enhancement</td>
<td>mu2</td>
<td>CLKdiv3</td>
</tr>
<tr>
<td>param_NOT</td>
<td>Erosion</td>
<td>mu4</td>
<td>CLKdiv4</td>
</tr>
<tr>
<td>param_XOR</td>
<td>Expansion</td>
<td>mu8</td>
<td>CLKdiv5</td>
</tr>
<tr>
<td>Adder</td>
<td>Negative</td>
<td>CrossingCntl</td>
<td>CLKdiv6</td>
</tr>
<tr>
<td>BIGGER</td>
<td></td>
<td>CLA64</td>
<td>CLKdiv7</td>
</tr>
<tr>
<td>boothalu5</td>
<td></td>
<td>HammingDec</td>
<td>CLKdiv8</td>
</tr>
<tr>
<td>Div</td>
<td></td>
<td>HammingEnc</td>
<td>CLKdiv9</td>
</tr>
<tr>
<td>EqualChecker</td>
<td></td>
<td>LFSR4</td>
<td>CLKdiv10</td>
</tr>
<tr>
<td>RippleAdder</td>
<td></td>
<td>OctBusTrans</td>
<td>CLKdiv100</td>
</tr>
<tr>
<td>Shift</td>
<td></td>
<td>ParallelOutCtrl</td>
<td></td>
</tr>
<tr>
<td>unincrit</td>
<td></td>
<td>ThreeMajorVoter</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>TIL374</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 8: RePCI tool interface

After port map the HDL file generated by IP library wizard, it can be synthesize, place and route and configure by RePCI Tool. There are two ways to configure FPGA. One way is configure by JTAG port, another way is configure by Peripherals Component Interconnect (PCI) interface.

Using PCI interface to configure FPGA is faster than using Parallel/Serial Port. Not only the advantage of speed up the configuration time, but also add the advantage of another kind of partial configuration. That is to say, in the hardware develop environment, we could configure the second FPGA or the third FPGA even when the first FPGA is still execution.

It is a tragedy that the PCI configuration mode is not support by commercial Electronic Design Automation (EDA) tool. So, we have no choice but to transfer the bitstream file to Serial Vector Format (SVF)\(^{[1,14]}\). After
Table 2: Parameterized adder document

Component name: Parameterized adder

(1) Features and benefits
- Parameterized bit length
- Have Carry-in and Carry-out signal

(2) Functional description

This adder adds the operand A and operand B and Carry-in (Cl) signals. It will generate output S and Carry-out (CO) signals.

<table>
<thead>
<tr>
<th>Pin name</th>
<th>Width</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Width bit(s)</td>
<td>Input</td>
<td>Input Data</td>
</tr>
<tr>
<td>B</td>
<td>Width bit(s)</td>
<td>Input</td>
<td>Input Data</td>
</tr>
<tr>
<td>CI</td>
<td>1 bit</td>
<td>Input</td>
<td>Carry-In</td>
</tr>
<tr>
<td>CO</td>
<td>1 bit</td>
<td>Output</td>
<td>Carry-Out</td>
</tr>
<tr>
<td>S</td>
<td>Width bit(s)</td>
<td>Output</td>
<td>Sum of (A + B + CI)</td>
</tr>
</tbody>
</table>

(3) Simulation result

![Simulation result image]

(4) Usage

VHDL Using by Component

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity ADDER_inst is
generic (N : in integer := 8);
port (inst_A, inst_B : in std_logic_vector(N-1 downto 0);
inst_CI : in std_logic;
inst_S : out std_logic_vector(N-1 downto 0);
inst_COUT : out std_logic);
end ADDER_inst;
architecture RTL of ADDER_inst is
compotent ADDER

generic (N : in integer := 8);
port (A, B : in std_logic_vector(N-1 downto 0);
CI : in std_logic;
S : out std_logic_vector(N-1 downto 0);
COUT : out std_logic);
end component;
begnin
U1 : Adder port map(A => inst_A, B => inst_B, CI => inst_CI, S => inst_S, COUT => inst_COUT);
end RTL;

transferring bitstream file to SVF file format, we must transfer the SVF file to Joint Test Action Group (JTAG) data to configure the devices. JTAG data contains four standard data like Test Mode Select (TMS), Test Data In (TDI), Test Data Out (TDO) and Test Clock (TCK). By using the four signals, we could configure
devices by boundary scan mode. Therefore, when choosing to use the PCI mode, it is necessary transferring the bitstream to SVF.

**PCI-mFCU**: The PCI-mFCU architecture is shown in Fig. 10. The PCI-mFCU architecture is implemented by the architecture of standalone processing unit mentioned interface. The other motivation is that we could configure FPGA using PCI interface. Because of large size FPGA is still very expensive, we can use multi-fpga to solve this problem. PCI-mFCU is a board with multi-fpga on it. We can partition the big design into two or three designs in order to realize the big design in low cost platform. There are some main components in our hardware platform:

- PCI controller: PLX9052 Peripheral Component Interconnect.
- Four Xilinx FPGA: Three XC2S100 TQ-144 and one XC2S100 PQ208.
- Electrically Erasable Programmable Read-Only Memory (EEPROM): XC18V01
- Oscillator Crystal (OSC)

PLX9052 is a commercial PCI controller. By using PLX9052, we can access PCI bus without knowing the PCI protocol. PXL9052 is a high speed bus slave interface. It can be a bridge between local bus and slow local bus. The performance of PLX could reach to 132MB/s in the burst mode. We could use driver and PLX9052 to access our FPGA.

The function of FPGA is to implement user design. It handles real control and calculation in the design. There are physical connections between FPGA and FPGA. By using these connections, FPGA can communicate with neighbor FPGA.

XC18V01 take the role of load the design to FPGA while the power is on. The oscillator handles trigger the PCI controller and FPGA.

Above all, we can use RePCI Tool to design, synthesize, place and route hardware design and configure hardware design into FPGA. Finally, we can verify the hardware design by using PCI-mFCU development board.

**APPLICATIONS AND RESULTS**

After making an introduction to our development environment, we will develop some image processing functions by using the RePCI Tool and PCI-mFCU. Image processing applications always execute the same operations; it is suitable to accelerate by hardware. And the image processing applications ranging from medical science to industrial image recognize, that means it is wide area knowledge. We have developed four filter-functions (IP) for image processing applications. All these functions are operating with the nine-cell window (Fig. 11) pixel by pixel until all pixels of the image are calculated. After that, we can design C program accessing PCI to use the image processing hardware.

Before designing the image processing application, we have to know the content of image. We will describe the bitmap format below. The format of Bitmap contains...
three part, File Header, Palette and Image Data. The data of file header contains the characteristic of image, such as the width of image, size and colors and so on.

Palette contains all of the colors that image can be use. Image Data records the red, green, blue value of each pixel. For example, an image has 16 pixels in its width and height and there are 256 colors in each pixel color. The width, height, 256 colors need to be stored in file header. Palette will store the colors that each pixel used, shown in Fig. 12.

Therefore, we can imagine the palette as a table. Each pixel has three colors, red, green, blue. The content of the table is the weight of color brightness. Gray palette is used most frequently. All colors in the palette are gray. There is no different color in gray palette but brightness.

Next data of the format is image data. The data contains the value of each pixel. Bitmap image format always use 24 bit color to storage the red, green, blue colors. All of the three colors have eight bits width to storage the weight. The maximum data of eight bits can reach 256 data. Therefore each color's value should range from zero to 255. For instance, the value of pixel is zero means this pixel is black. The value of pixel is 255 means white. The value of pixel is 128 means gray.

Image processing applications always get the values of RGB in the original picture and doing some specific process. For example, if we want to transfer 24 bits full color to gray color, we need to get the RGB color and doing some specific calculation then save to another picture. It will be continued until all the pixels are completely calculated.

**Function one: Edge enhancement:** Here we will use RePCI tool to develop the application of edge enhancement. The principles of edge enhancement are described below. First, we need to get the eight data (p [1] - p [4] and p [6] - p [9]) around the determined pixel (p [5]). Secondly, we could calculate by the following equation: (p[7]+(p[8]*2)+p[9])-(p[1]+(p[2]*2)+p[3]). Third, we must saving the calculated data to a new image. The edge enhancement could be completed when all pixels are done by the three steps. When the processing algorithms are different, the result of image will different through.

When designing the hardware, it needs to put the data (p [1] - p [4] and p [6] - p [9]) in the inputs. Then get the data from the output, (Gx (j, i) + Gy (j, i)). In other words, if we send data to the hardware, it will calculate the result for us. It is much faster than software execution, because it needless to decode instruction, fetch
Table 3: Image Processing synthesized result and design time table

<table>
<thead>
<tr>
<th></th>
<th>Area (Spartan-II 2S100)</th>
<th>Hardware clock</th>
<th>Total path delay</th>
<th>Design time (min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Edge enhancement IP</td>
<td>IOBs:72 out of 140 (51%)</td>
<td>1</td>
<td>29.513</td>
<td>User one: 20</td>
</tr>
<tr>
<td></td>
<td>SLICEs:69 out of 1200 (5%)</td>
<td></td>
<td></td>
<td>User two: 40</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>User three: 2</td>
</tr>
<tr>
<td>Image expansion IP</td>
<td>IOBs:75 out of 140 (53%)</td>
<td>1</td>
<td>24.306</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SLICEs:38 out of 1200 (3%)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Image erosion IP</td>
<td>IOBs:80 out of 140 (57%)</td>
<td>1</td>
<td>12.999</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SLICEs:16 out of 1200 (1%)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Image negative IP</td>
<td>IOBs:48 out of 140 (34%)</td>
<td>1</td>
<td>9.173</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

instructions and so forth. In the application, we need a shifter, adder, subtractor and comparator to complete the design. The full hardware design chart is shown in Fig. 13.


**Function three: Image erosion**: The theorem of designing the image erosion is much similar with image expansion. It needs to get the data (p[1]–p[4] and p[6]–p[9]) to be calculate by the following equations:


After calculation, we must check the correct return value for new picture. In order to design the image expansion application, we need eight bit adder, nine bit adder and ten bit adder, the hardware design chart is shown in Fig. 15.

**Function four: Image negative**: The theorem of image negative is to subtract each pixel from OxFF and we will get the new pixel value. In order to design the hardware of image negative, we need eight bit subtractor. The hardware chart is shown in Fig. 16.

Finally, the synthesized results of all applications are shown in table three. Because of the powerful of the EDA tool and FPGA, the FPGA resource that applications used is not much. Because the execution speed of FPGA is quick enough, software can get the final execution result from hardware immediately. The column of design time in the Table 3 lists the design time of three designers designing the same hardware including the simulation time. User one selected from our senior students is familiar with the EDA tool and the basic HDL concept. User two selected from our junior students is not familiar with the HDL and EDA tool. User three is one student of our lab. They are designing the same hardware which is mentioned above. User one and user two designing the hardware with no RePCI tool and user three designing the hardware with RePCI tool. As is known in table three, it can get lower time to design the same hardware by using RePCI tool.

In order to emphasize the importance of system performance, while implement the image processing application using above functions, we divide the original image quarterly, since the PCI-mFCU have four FPGA on it. The image data of each quarter are rippled by nine-cell window scan method individually.

**CONCLUSIONS**

In this study, we proposed the education purpose design environment (RePCI Tool and PCI-mFCU) for developing reconfigurable computing system. In the software part, user could setup their hardware design by using IP Library in RePCI Tool. After completing the hardware designs, user could synthesize, place and route and configure the designs by using RePCI Tool. In the hardware part, user could verify their hardware design by using PCI-mFCU. PCI-mFCU allows user communicating with it by accessing the PCI interface. PCI-mFCU is a multi-FPGA board, it makes large design could be realized in low cost environment. Finally, we implement some image processing applications to verify the whole system.

**FUTURE WORK**

Our design environment is not very perfect by obverting from the application results. First, the architecture of the PCI-mFCU takes much time in accessing PCI bus. In order to decrease the slow data
arriving time, we should change the architecture from standalone processing unit to functional unit. Secondly, it is necessary to having more graphical user interface provided by RePCI. It can make the usage more easily. Third, it needs to have more functional complete hardware designs such as Filter, CPU, Universal Asynchronous Receiver/Transmitter (UART) to fit the further design use.

REFERENCES

14. Xilinx xapp503. SVF and XSVF File Formats for Xilinx Devices.