Low Cost Quantum Realization of Reversible Multiplier Circuit

Institute of Information Technology, University of Dhaka, Dhaka-1000, Bangladesh

Abstract: Irreversible logic circuits dissipate heat for every bit of information that is lost. Information is lost when the input vector can not be uniquely recovered from the output vector. Theoretically reversible logic dissipates zero power since the input vector of reversible circuit can be uniquely recovered from the output vector. Reversible computation has applications in digital signal processing, low power CMOS design, DNA computing and quantum computing. This study presents an overview of the well-known reversible gates and discuss about their quantum implementation. A new PFAG gate and its quantum implementation are presented. Finally, this study proposes a novel low cost quantum realization of reversible multiplier circuit and compares its superiority with the existing counterparts.

Key words: Reversible logic gates, reversible logic circuits, garbage outputs, quantum cost, reversible multiplier circuit

INTRODUCTION

Power dissipation is a very important factor in VLSI design. As we pack more and more logic elements into smaller and smaller volumes and clock them higher and higher frequencies, we dissipate more and more heat. This creates at least three problems:

- Energy costs money
- Portable systems exhaust their batteries
- Systems overheat

When a computational system erases a bit of information, it must dissipate ln 2/kT energy, where k is Boltzmann’s constant and T is the absolute temperature (Landauer, 1961; Keyes and Landauer, 1970). Today’s computers erase a bit of information every time they perform a logic operation. These logic operations are therefore called irreversible. This erasure is done very inefficiently and much more than kT is dissipated for each bit erased.

If the revolution is continued in computer hardware performance we must continue to reduce the energy dissipated by each logic operation. Today, because we are dissipating much more than kT, we can do this by improving conventional methods, i.e., by improving the efficiency with which we erase information. An alternative is to use logic operations that do not erase information. These are called reversible logic operations and according to Bennet (1973) zero energy dissipation would be possible only if the network consists of reversible gates. Thus reversibility will become an essential property in future circuit design.

Synthesis of reversible logic circuits differs significantly from classical logic circuits in many ways. In reversible circuits there should be no fan-out, that is, each output will be used only once, for each input pattern there should be a unique output pattern and the resulting circuit must be acyclic (Perkowski et al., 2001). Any reversible circuit realizes only the function that is reversible. Garbage is the number of outputs added to make an n-input k-output function, i.e., (n, k) function, reversible. The word constant-input are the inputs added to an (n, k) function to make it reversible. An algorithm is given by Islam (2007) to make an (n, k) function reversible. Any efficient realization of reversible network should minimize the number of reversible gates, garbage outputs and constant inputs. The gate complexity should be kept as low as possible. Finally, the quantum realization cost of it in any nanotechnology should be optimized.

Full-adder is the fundamental building block of many computational units. The compatible adder implementation in quantum technology is must. Any reversible gate that can work singly as a reversible full-adder unit will be beneficial to build other complex circuits in nanotechnology. This study presents a new reversible gate PFAG that can work singly as a reversible full-adder unit. The quantum realization of this reversible full-adder gate is also given. Then a low cost quantum realization of reversible multiplier circuit using PFAG and Peres gate (Peres, 1985) is presented. The objective of this study is that the proposed reversible multiplier circuit is superior to the existing designs in terms of gate count, garbage outputs, constant-inputs and hardware complexity. Moreover, the quantum realization of this multiplier circuit is readily available for use.

Corresponding Author: M.S. Islam, Institute of Information Technology, University of Dhaka, Dhaka-1000, Bangladesh

208
MATERIALS AND METHODS

Reversible gate: A gate or a circuit is called reversible if there is a one-to-one correspondence between its input and output assignments. Any reversible circuit realizes only the function that is reversible. There exist many reversible gates in the literature. Among them Feynman gate, FG (Feynman, 1985), Peres gate, PG (Peres, 1985), Toffoli gate, TG (Toffoli, 1980), Fredkin gate, FRG (Fredkin and Toffoli, 1982) and Khan gate, NG (Khan, 2002) are mostly common. Recently TSG gate, TSG (Thapliyal and Srinivas, 2005, 2006), MKG gate MKG (Shams et al., 2008) and HNG gate HNG (Haghparast et al., 2008) has been proposed (Fig. 1-8).

The quantum realizations of all these gates are not available in the literature. Only FG, PG, TG and FRG have been realized in nanotechnology (Perkowski et al., 2003).

Fig. 1: Feynman gate (Islam and Islam, 2005)

Fig. 2: Peres gate and its quantum realization (Islam and Islam, 2005)

Fig. 3: Toffoli gate (Islam and Islam, 2005)

Fig. 4: Fredkin gate (Islam and Islam, 2005)

Fig. 5: Khan gate, NG (Khan, 2002)

Fig. 6: TSG gate (Thapliyal and Srinivas, 2005, 2006)

Fig. 7: MKG gate (Shams et al., 2008)

Fig. 8: HNG gate (Haghparast et al., 2008)
The detailed cost of a reversible gate depends on any particular realization of quantum logic. Generally, the cost is calculated as a total sum of 2-2 quantum primitives used. The cost of TG is exactly the same as the cost of FRG and is 5. According to Perkowski et al. (2003), the only cheapest quantum realization of a complete (universal) reversible gate is PG and its cost is 4.

The quantum implementation of NG, TSG, MKG and HNG are not available in the literature and their cost is unknown at present.

**Reversible full-adder circuit:** Full-adder is the fundamental building block of many computational units. The anticipated paradigm shift logic compatible with optical and quantum requires suitable adder implementations. Minimization of reversible full-adder circuits and their implementation issues has been discussed by Khan (2002), Islam et al. (2004) and Islam and Islam (2005). Islam et al. (2004) and Islam and Islam (2005) showed that a full adder circuit can be realized with at least two garbage outputs and one constant-input. They have realized a full-adder circuit with only two Peres gates and which is optimum in terms of gate count, garbage outputs, constant-input and efficient in terms of quantum cost and that can be technologically mapped.

**Reversible full-adder unit:** Full-adder circuit that can work singly as a reversible full-adder unit will be beneficial to the quantum realization of other complex systems. There are two reversible full-adder units in the literature, MKG (Shams et al., 2008) and HNG (Haghparast et al., 2008). Though their hardware complexity is known, their quantum realization is not provided by Shams et al. (2008) and Haghparast et al. (2008).

This study presents a new reversible full-adder unit known as Peres Full-Adder Gate, shortly PFAG, shown in Fig. 9, where each output is annotated with the corresponding logic expression and its quantum implementation is shown in Fig. 10. The corresponding truth table of the PFAG gate is shown in Table 1. For more information about reversible logic gates is presented by Feynman (1985), Peres (1985), Toffoli (1980), Fredkin and Toffoli (1982), Khan (2002), Thapliyal and Srinivas (2005, 2006), Shams et al. (2008), Haghparast et al. (2008) and Babu et al. (2007).

It can be observed easily that PFAG is reversible, i.e., there is a one-to-one correspondence between its input and output assignments and the input vector can be uniquely recovered from its output vector. Like MKG and HNG, PFAG can work singly as a reversible full adder unit, as shown in Fig. 11. If \( L = (A, B, C_\text{in}) \), then the output vector becomes: \( Q = (P = A, Q = A \oplus B, R = \text{Sum}, S = C_\text{out}) \). The proposed reversible full adder circuit uses only one reversible logic gate. It produces only two garbage outputs. It requires only one constant input and it needs only one clock cycle to perform the operations. It can be proved that the proposed reversible full adder is better than the reversible full adder circuits proposed by Thapliyal and Srinivas (2005, 2006), Shams et al. (2008) and Haghparast et al. (2008) in terms of hardware complexity.

### Table 1: Truth table of proposed reversible PFAG gate

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>P</th>
<th>Q</th>
<th>R</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Fig. 10:** Quantum realization of PFAG gate

**Fig. 11:** Reversible PFAG gate as a reversible full adder
\[\alpha = \text{A two input EXOR gate calculation}\]
\[\beta = \text{A two input AND gate calculation}\]
\[\delta = \text{A NOT gate calculation}\]
\[T = \text{Total logical calculation}\]

For Thapliyal and Srinivas (2005, 2006), \(T = 6\alpha + 3\beta + 3\delta\), for Shams et al. (2008), \(T = 5\alpha + 3\beta + 3\delta\), for Haghparast et al. (2008), \(T = 5\alpha + 2\beta\) and for PFAG \(T = 5\alpha + 2\beta\) (when \(D\) is set to zero it requires five two input EXOR gate calculations). Thus, the proposed reversible full adder is better than the reversible full adder circuits in Thapliyal and Srinivas (2005, 2006), Shams et al. (2008) and Haghparast et al. (2008) in terms of hardware complexity. In addition of it, its second output can be used as the half adder sum output. This can be advantageous for the adaptation of minimized ESOP functions in reversible cascades (Babu et al., 2007). Not only that, quantum cost of this gate in NMR technology (Perkowski et al., 2003) is 8 which is the lowest as mentioned by Islam and Islam (2005). We used PFAG gates to construct low cost reversible multiplier circuit.

**Reversible multiplier circuit using PFAG gates:** The operation of the \(4 \times 4\) multiplier is depicted in Fig. 12. It consists of 16 partial product bits of the form \(x_i y_j\).

A reversible \(4 \times 4\) multiplier circuit has two parts. First, the partial products are generated in parallel using Peres gates (Shams et al., 2008) and shown in Fig. 13. Then, the addition is performed as shown in Fig. 14. The basic cell for such a multiplier is a Full Adder (FA) accepting three bits and one constant input. We use
PFAG gates as reversible full adder which is depicted in Fig. 11. The proposed reversible multiplier circuit uses eight reversible PFAG full adders. In addition, it needs four reversible half adders. It is possible to use PFAG gate as half adder as mentioned earlier in this study, but we use Peres gate as reversible half adder because it has less hardware complexity and quantum cost compared to the PFAG gate (quantum cost of Peres gate is 4 whereas for PFAG it is 8).

RESULTS AND DISCUSSION

Evaluation of the proposed reversible multiplier circuit:
The proposed reversible multiplier circuit is more efficient than the existing circuits presented by Thapliyal and Srivivas (2006), Shams et al. (2008) and Haghparast et al. (2008). Evaluation of the proposed circuit can be comprehended easily with the help of the comparative results in Table 2.

The only difference between partial products generation block in our design with the existing designs by Thapliyal and Srivivas (2006) is the use of Peres gates instead of Fredkin gates. This structure is proposed by Shams et al. (2008) and Haghparast et al. (2008). We use it because the Peres gates have less logical calculation and less quantum cost than the Fredkin gates.

Hardware complexity: One of the main factors of a circuit is its hardware complexity. It can be proved that the proposed circuit is better than the existing approaches in terms of hardware complexity. For Thapliyal and Srivivas (2006) the total logical calculation is: $T = 110x + 103y + 716$, for Shams et al. (2008) the total logical calculation is: $T = 92x + 52y + 366$, for Haghparast et al. (2008): $T = 80x + 36y$ and for present proposed reversible multiplier circuit, the total logical calculation is: $T = 80x + 36y$, which is equal to Haghparast et al. (2008). Therefore, the hardware complexity of the proposed reversible multiplier circuit is less than Thapliyal and Srivivas (2006) and Shams et al. (2008) and equal to Haghparast et al. (2008).

Garbage outputs: Garbage output refers to the output of the reversible gate that is not used as a primary output or as input to other gates (Islam and Islam, 2005). One of the other major constraints in designing a reversible logic circuit is to lessen number of garbage outputs. Present proposed reversible multiplier circuit produces 52 garbage outputs which are equal to the design in Haghparast et al. (2008) and minimum, but the design by Shams et al. (2008) produces 56 garbage outputs and the design in Thapliyal and Srivivas (2006) produced 58 garbage outputs. So, it can be stated that our design approach is better than all the existing counterparts in terms of number of garbage outputs.

Constant inputs: Number of constant inputs is one of the other main factors in designing a reversible logic circuit. The input that is added to an n:k function to make it reversible is called constant input (Islam and Islam, 2005). The proposed reversible multiplier circuit requires 28 constant inputs which are equal to the design in Haghparast et al. (2008), but the design by Shams et al. (2008) requires 32 constant inputs and the design in Thapliyal and Srivivas (2006) requires 34 constant inputs. So, we can state that our design approach is better than all the existing designs in terms of number of constant inputs.

Gate count: Comparing our proposed reversible multiplier circuit with the existing circuits, it is found that the proposed design approach requires 28 reversible logic gates which are equal to Shams et al. (2008) and Haghparast et al. (2008) but the design by Thapliyal and Srivivas (2006) requires 29 reversible gates. So, the proposed circuit is better than Thapliyal and Srivivas (2006) circuits in terms of number of reversible logic gates, which is one of the other main factors in reversible circuit design (Islam and Islam, 2005).

Quantum costs: The detailed cost of a reversible gate depends on any particular realization of quantum logic. Several reversible gates have been realized in quantum technology. Among which are FG, TG and FRG. The only cheapest universal reversible gate is PG whose quantum cost is less than any other gates in nanotechnology (Perkowski et al., 2003). A reversible full adder unit i.e., PFAG, has been presented using this gate. The quantum cost of this gate is 8 and it is lowest as mentioned by Islam and Islam (2005). The proposed reversible

<table>
<thead>
<tr>
<th>References</th>
<th>No. of gates</th>
<th>No. of garbage outputs</th>
<th>No. of constant inputs</th>
<th>Total logical calculation</th>
<th>Quantum cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>Present Study</td>
<td>≥28</td>
<td>52</td>
<td>28</td>
<td>80x + 36y</td>
<td>144</td>
</tr>
<tr>
<td>Haghparast et al. (2008)</td>
<td>≥28</td>
<td>52</td>
<td>28</td>
<td>80x + 36y</td>
<td>Unknown</td>
</tr>
<tr>
<td>Shams et al. (2008)</td>
<td>≥28</td>
<td>56</td>
<td>32</td>
<td>92x + 52y + 136</td>
<td>Unknown</td>
</tr>
<tr>
<td>Thapliyal and Srivivas (2006)</td>
<td>≥28</td>
<td>58</td>
<td>34</td>
<td>110x + 103y + 716</td>
<td>Unknown</td>
</tr>
</tbody>
</table>
multiplier circuit has been designed using PFAG gates and Peres gates. The total quantum cost of our design is 144. The existing designs of Thapliyal and Srinivas (2006), Shams et al. (2008) and Haghparast et al. (2008) have no quantum realization and the realization costs of these designs in any particular technology are unknown.

From the above discussion we can conclude that the proposed reversible multiplier circuit is better than all the existing counterparts. And one of the remarkable features of this circuit is that its quantum realization is given in NMR technology (Perkowski et al., 2003).

CONCLUSION

This study presents a new reversible logic gate PFAG and presents its hardware complexity and quantum implementation. This gate can work singly as a full adder unit and it is efficient in terms of gate count, garbage outputs, constant input and quantum costs. A novel 4×4 reversible multiplier circuit using PFAG gates and Peres gates has also been presented. It has been demonstrated that the proposed 4×4 multiplier circuit is efficient in terms of hardware complexity, gate count, garbage outputs and constant inputs. The remarkable feature of the proposed multiplier circuit is that its quantum realization is readily available for use in NMR technology.

REFERENCES


