A State Metrics Cache Reduced Decoding Architecture for Double Binary Convolutional Turbo Code

Ming Zhan, Yiyuan Xie and Jin Guo
School of Electronics and Information Engineering, Southwest University, Chongqing, China

Abstract: The size of State Metrics Cache (SMC) has a predominant impact on overall power dissipation of double binary convolutional turbo code (DB-CTC) decoder. This study proposes a scheme to reduce the word width of SMC and hence to decrease its total size. Instead of accessing the forward state metrics from the SMC, the index sequence and the increase metric are used to estimate these forward metrics. At the cost of dummy calculation performed by the con-pressing and the regeneration modules, the SMC size is 62.5% reduced compared to that of the conventional decoding scheme. Moreover, by simplifying the multivariable max* operation, Bit Error Rate (BER) of this scheme is 0.1 dB superior to that of the enhanced Max-Log-MAP algorithm.

Key words: DB-CTC, index sequence, MAP algorithm, state metrics cache

INTRODUCTION

Turbo codes introduced by Berrou et al. (1993) have been demonstrated with superior error correction capabilities. In 1999, double binary convolutional turbo code (DB-CTC) was proposed (Berrou and Jezequel, 1999) and attracted hot attention due to its advantages over single binary turbo codes (Berrou et al., 2001). As a result, DB-CTC has been adopted as the Forward Error Correction (FEC) coding scheme by several wideband wireless communication standards (WiMAX, DVB). Recently, DB-CTC was accepted in IEEE 802.16 m (MTT-S, 2010) to guarantee reliable transmission in highly mobile scenarios.

The maximum a posteriori probability (MAP) algorithm is the optimal decoding algorithm for turbo-like decoder (Bahl et al., 1974). However, being the decoding algorithm iteratively applied, the MAP algorithm is transformed into logarithm domain, which is known as the Log-MAP algorithm, to reduce the decoding complexity. A basic turbo-like decoder consists of two soft in and soft out (SISO) constituent decoders, each one provides soft extrinsic information to the other one. The constituent decoder includes three memories, which are assigned to the soft received bits, the soft extrinsic information and the State Metrics Cache (SMC), respectively. Because of this memory-intensive decoding architecture, energy dissipation of SMC has been reported a predominant impact on turbo decoder (Lin et al., 2007). For DB-CTC, whose trellis diagram is much complicated, researchers have developed radix-4 traceback (Lin et al., 2009; Lin et al., 2011) and state metric compression approaches (Martina and Maseru, 2011), but the tradeoff between the saved SMC area and the decoding performance is limited. This motivates the need of new techniques to further reduce the size of SMC. In this study, we propose a method to calculate the state metrics by the index sequence and the increase metric, while degradation of the decoding performance is tolerable.

This study proceeds as follows. Section II gives an introduction of the DB-CTC decoding algorithm. Section III describes how to approximate the forward state metrics in detail, while architecture of the DB-CTC decoder is also presented. Section IV evaluates SMC size and bit error rate (BER) of the proposed decoding scheme. Finally, Section V gives conclusion this study.

DB-CTC ENCODER AND DECODING ALGORITHM

Figure 1a is the DB-CTC encoder adopted by the IEEE 802.16 m standard [6], where u0 = (u0, u1) is the bit pairs of information frame and k is the time slot. Firstly, when the switch is connected to “1”, u0 is input into the constituent encoder to perform the C1 encoding. Secondly, when the switch is connected to “2”, the interleaved sequence of u1 is input into the constituent encoder, which is called the C2 encoding. The above steps give the encoded sequence with code rate equals to 1/3, for detailed encoding procedures about DB-CTC, please refer to (MTT-S, 2010).

Corresponding Author: Ming Zhan, School of Electronics and Information Engineering, Southwest University, Chongqing, 400715, China
To simplify the decoding complex, Log-MAP algorithm and its derivatives are mainly used in the implementation of turbo-like decoders. As for DB-CTC, by assuming the:

\[
\gamma_k^{(a)}(s_{j,k}, s_{j,k+1}) = \frac{1}{2} (x^P_k y^{(a)} + x^C_k y^{(a)} + x^C_k y^{(a)} + x^P_k y^{(a)}) + A_k^{(a)}(u_k) \tag{1a}
\]

\[
a_k(s_{j,k}) = \max_{s_{j,k+1}}\left[ a_{k-1}(s_{j,k+1}) + \gamma_k^{(a)}(s_{j,k+1}, s_{j,k}) \right] \tag{1b}
\]

\[
b_k(s_{j,k}) = \max_{s_{j,k+1}}\left[ b_{k-1}(s_{j,k+1}) + \gamma_k^{(a)}(s_{j,k+1}, s_{j,k}) \right] \tag{1c}
\]

\[
A_k^{(a)}(u_k) = \max_{s_{j,k+1}}\left[ a_{k-1}(s_{j,k+1}) + \gamma_k^{(a)}(s_{j,k+1}, s_{j,k}) + b_k(s_{j,k}) \right] - \max_{s_{j,k+1}}\left[ a_{k-1}(s_{j,k+1}) + \gamma_k^{(a)}(s_{j,k+1}, s_{j,k}) + b_k(s_{j,k}) \right] \tag{1d}
\]

\[
A_k^{(a)}(u_k) - A_k^{(a)}(u_k) - A_k^{(a)}(u_k) - A_k^{(a)}(u_k) \tag{1e}
\]

encoded sequence is binary phase shift keying (BPSK) modulated and is transmitted through an additive white Gaussian noise (AWGN) channel with noise variance \(\sigma^2\). Log-MAP algorithm is described by Eq. 1. Where \(x_i^s, x_i^p, x_i^c, x_i^c\) are the transmitted codewords (s and p denote the systematic and the parity bits), \(y_i^s, y_i^p, y_i^c, y_i^c\) are the soft received bits, \(\gamma_k^{(a)}\) is the index of state metrics, \(s_{j,k}\) is the jth state at time slot k, \(L_{\gamma_k} = 2^3\). \(\gamma_k^{(a)}\) is the branch metrics, \(a_k\) is the forward state metrics and \(b_k\) is the backward state metrics. \(A_k^{(a)}(u_k), A_k^{(a)}(u_k)\) and \(A_k^{(a)}(u_k)\) are the a priori Log-Likelihood Ratio (LLR), the a posteriori LLR and the extrinsic information for \(u_k = 2\), respectively.

Moreover, the two-variable max* operator is defined and approximated as:

\[
\max^* (x_1, x_2) = \log \left( \exp(x_1) + \exp(x_2) \right)
\]

\[
= \max \left[ x_1, 0.25x_1 + 0.75x_2 + 0.5, 0.75x_1 + 0.25x_2 + 0.5, x_2 \right]
\]

The max* operation with more than two variables (there are four variables in (1b) and (1c) and eight variables in (1d)), (2) is recursively used, but this recursion requires more circles in hardware realization. To address this, we propose to decompose the n-variables max* operation as follows (\(x_1, x_2, ..., x_n\) are the variables):

- Selects the predominant two variables from set \{\(x_1, x_2, ..., x_n\)\}:

\[
\begin{align*}
y_1 &= \max \left[ x_1, x_2, ..., x_n \right] \\
y_2 &= \max \left[ x_1, x_n \right] \quad x_i \neq y_1
\end{align*}
\]

- Calculates the n-variables max* as below:

\[
\max^* (x_1, x_2, ..., x_n) = \max \left[ y_1, y_2 \right] = \max \left[ y_1, 0.25y_1 + 0.75y_n + 0.5, 0.75y_1 + 0.25y_n + 0.5, y_n \right]
\]
PROPOSED DECODING SCHEME

SMC compressed technique: In conventional decoding scheme (He et al., 2010), the eight forward state metrics at each time slot k are stored in the Last In First Out (LIFO) SMC. To reduce the SMC size, compressing and estimating of the forward state metrics are investigated in this section, which have five steps given below:

- \( \alpha_k(\mathbf{s}_{k-1}, k) \) are calculated by the forward recursion module.
- \( \alpha_k(\mathbf{s}_{k-1}, k) \) are input into a tree of comparators, which outputs an index sequence (\( IS_k = [\mathbf{i}_{k-1}, \mathbf{i}_{k-2}, \ldots, \mathbf{i}_{k-m}] \)) of these metrics from the minimum to the maximum. Then, the minimal and the maximal state metrics (\( \alpha_{\text{min}} \) and \( \alpha_{\text{max}} \)) are obtained.
- By subtracting \( \alpha_{\text{min}}(k) \) from \( \alpha_{\text{max}}(k) \) and divides this difference metric by 7, an increase metric (\( \Delta_k \)) is calculated. Then, \( IS_k \) and \( \alpha_{\text{max}} \) are stored in the SMC.
- In the backward direction, \( IS_k \) and \( \alpha_{\text{max}}(w_k) \) are read out from the LIFO SMC and then are used to estimate \( \tilde{\alpha}_{u+1}(u_{w+k}) \)
  1. \( \alpha_{\text{max}}(w_k) \) is recursively added to calculate \( j_{w+k} \) \( \beta_{w+k} \); \( j_{w+k} = [0, 1, \ldots, 7] \).
  2. The index included in \( IS_k \) \( j_{w+k} \) \( \alpha_{\text{max}}(w_k) \) is assigned to the \( (u_{w+k})^m \) position of \( \tilde{\alpha}_{u+1} \) in a rearrange module.
- \( \tilde{\alpha}_{u+1}(u_{w+k}) \) are employed to calculate \( \Lambda_{u+1}^{\max}(u_{w+k}) \) by the a posteriori LLR calculator and \( \Lambda_{u+1}^{\min}(u_{w+k}) \) are calculated by the extrinsic information calculator.

For instance, by assuming \( \alpha_{w+k}(s_{w+k}) \) take the values shown in the second line of Table 1, we can derive \( \alpha_{\text{max}}(w_k) = 10.293 \), \( \alpha_{\text{max}}(w_k) = 14.205 \), and \( \alpha_{\text{max}}(w_k) = 0.56 \). Consequently, \( IS_k \) and \( \alpha_{\text{max}}(w_k) \) are listed in Table 1.

Based on the above discussed steps, \( \alpha_{w+1}(w_{u+1}) \) are the linear approximation of \( \tilde{\alpha}_{u+1}(w_{u+1}) \), where:

\[
\tilde{\alpha}_{u+1}(w_{u+1}) = \alpha_{w+1}(w_{u+1}) - \alpha_{w+1}(u_{w+1})
\]

It should be noted that if:

\[
\alpha_{w+1}(w_{u+1})
\]

are replaced by:

\[
\alpha_{w+1}(u_{w+k})
\]

the decoding performance would not be degraded. However, when \( \tilde{\alpha}_{u+1}(w_{u+1}) \) are further replaced by \( \alpha_{w+1}(w_{u+1}) \) errors are introduced because of the adopted linear approximation. By using the simplified max* operation that introduced in Section 2, simulation shows degradation of the bit error rate is limited (Fig. 3).

![Table 1: An example of the proposed approach](image)

<table>
<thead>
<tr>
<th>( s_{w+k} )</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>13.26</td>
<td>12.59</td>
<td>10.56</td>
<td>10.29</td>
<td>14.21</td>
<td>10.79</td>
<td>11.24</td>
<td>11.11</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>2</td>
<td>5</td>
<td>7</td>
<td>6</td>
<td>1</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>3.35</td>
<td>2.79</td>
<td>3.56</td>
<td>0</td>
<td>3.912</td>
<td>1.12</td>
<td>2.24</td>
<td>1.68</td>
</tr>
</tbody>
</table>

![Table 2: Comparison of SMC size (bit)](image)

<table>
<thead>
<tr>
<th>Decoding scheme</th>
<th>State metric (or index)</th>
<th>Sign bit</th>
<th>Increase metric</th>
<th>Size of SMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional decoding scheme [13]</td>
<td>8\times10-W</td>
<td>0</td>
<td>0</td>
<td>80-W (100%)</td>
</tr>
<tr>
<td>Radix-4 traceback decoding scheme [9]</td>
<td>6\times10-W</td>
<td>4-W</td>
<td>0</td>
<td>64-W (80%)</td>
</tr>
<tr>
<td>State metric compressing decoding scheme [11]</td>
<td>8\times5-W</td>
<td>0</td>
<td>0</td>
<td>40-W (50%)</td>
</tr>
<tr>
<td>The proposed decoding scheme</td>
<td>8\times3-W</td>
<td>0</td>
<td>6-W</td>
<td>24-W (37.5%)</td>
</tr>
</tbody>
</table>

Proposed decoding scheme: Throughout is a major task in the realization of turbo code decoder. An efficient scheme is to divide the received sequence into a number of independent windows and each window performs the adopted decoding algorithm in parallel (Abbasiyar and Yao, 2003). Let \( W \) be the width of the window, by the decoding algorithm in (1), with \( \gamma_{i,k}^{(b)} \) and \( \gamma_{i,k}^{(a)} \) that are respectively calculated by the branch metrics unit BMU, and BMU, \( \alpha_k(\mathbf{s}_{k-1}, k) \) and \( \beta_{w+k}^{(a)}(\mathbf{s}_{w+k}) \) are calculated in the opposite direction and resulting a decoding structure as shown in Fig. 2: (i) in the forward direction, \( IS_k \) and \( \alpha_{\text{max}} \) are recursively added and then stored in the LIFO SMC; (ii) in the backward direction, \( \beta_{w+k}^{(a)}(\mathbf{s}_{w+k}) \) are calculated in the backward recursion module, with \( \alpha_{w+k}(s_{w+k}) \) calculated by the regenerating module and \( \beta_{w+k}^{(a)} \) calculated by the BMU module, \( \alpha_{w+k}(s_{w+k}) \) are calculated by using (1d), so do \( \alpha_{w+k}(s_{w+k}) \) by using (1e).

Compared with the conventional decoding scheme, a compressing module is inserted before the LIFO SMC, while a regeneration module is added behind the LIFO SMC. In the proposed decoding approach, since there are eight forward state metrics at each time slot \( k \), state of the metric can be 3-bit quantized. Furthermore, the bit length of \( \alpha_{\text{max}} \) is set to 6 in our simulation which results in the word width of the SMC equals to 8\times3+6 bits. Therefore, the SMC size is considerably reduced.

MEMORY EVALUATION AND BER SIMULATION

To evaluate the memory-reduced approach proposed in this study, the radix-4 traceback (Lin et al., 2009) and the state metric compression (Martina and Masera, 2011) techniques are used for comparison. The radix-4 traceback technique stores six difference metrics and four sign bits in the SMC, since the difference metrics and the state metrics have the same quantized bit length, word length
traceback and the state metric compressing decoding schemes save the total SMC size by 20% and 50%, respectively.

In Figure 3, the BER performance of the proposed decoding scheme is presented and three well-known decoding algorithms, i.e. the EML-MAP algorithm, the near optimal decoding algorithm in (Papathalarabos et al., 2009) and the Log-MAP algorithm, are also implemented for comparison. Since, better performance can be achieved by scaling the extrinsic information with factor δ (Vogt and Finger, 2000), the scaling technique is adopted to each algorithm. The frame length of information sequence equals to 800 bits and is code rate 1/3 encoded with interleaver parameters in (MTT-S, 2010). By assuming that the received sequence is divided into 20 independent windows with length $W = 20$ bits and eight iterations are considered, simulation results are presented in Fig. 3.

Seen from Fig. 3, the Log-MAP algorithm gets the best BER performance, about 0.05 dB superior to the near optimal decoding algorithm. Compared to the near optimal decoding approach, the proposed decoding scheme has performance degradation of approximately 0.15 dB, but outperforms the EML-MAP algorithm by about 0.1 dB.

**CONCLUSION**

This study has proposed an approach to reduce the size of SMC for the realization of DB-CTC decoder. Different from other memory-reduced decoding schemes, the key idea of this approach is to rearrange the forward
state metrics from the minimum to the maximum and then to recalculate these state metrics with linear approximation. By storing the index sequence and the increase metric in the SMC, the total size of the SMC is thus reduced by 62.5%. In addition, combined with the simplified multivariable max* operation, the proposed decoding scheme outperforms the EML-MAP algorithm by 0.1 dB. Considering that the EML-MAP algorithm is widely applied to the hardware implementation, our proposed decoding scheme can be used in the realization of power efficient DB-CTC decoder.

Acknowledgments

This research was supported in part by Chongqing Fundamental and Frontier Research Funds (No. cstc2013jcyjA40021), the National High School Fundamental Science and Research Fund of China (No. XDJK2013C062), the Doctoral Fund of Southwest University (No. SWU113044). The authors would like to thank the anonymous reviewers for their valuable comments to improve the presentation of this study.

References


