Design of Digital FIR Filter Based on Dynamic Distributed Arithmetic Algorithm

T. Vigneswaran and P. Subbarami Reddy
Department of ECE, SRM University, Chennai-603203, India

Abstract: This research presents a method for implementing high speed Finite Impulse Response (FIR) filters using just adders, Look Up Tables (LUTs) and shifters. The extensive use of a Dynamic Distributed Arithmetic (DDA) algorithm eliminates the multiplier unit which requires more number of adders. Xilinx Spartan III devices is used for optimization. It is observed that up to 56.75% reduction in the number of slices, upto 75% reduction in flip flops and up to 53.2% reduction in the number of LUTs is achieved. The speed of the DDA is improved by 31%.

Key words: Distributed arithmetic, FIR filter, multiplier less arithmetic unit, high speed, VLSI

INTRODUCTION

Digital signal processing algorithms are increasingly employed in modern wireless communications and multimedia consumer electronics, such as cellular telephones and digital cameras. Traditionally, such algorithms are implemented using programmable DSP chips for low-rate applications (Smith, 1997), or VLSI Application Specific Integrated Circuits (ASICs) for higher rates (Seals and Whapshot, 1997), or using adders, shifters and LUTs (Wirthlin, 2004). However, advancements in Field Programmable Gate Arrays (FPGAs) provide a new vital option for the efficient implementation of the DSP algorithms (Seals and Whapshot, 1997). FPGAs are being increasingly used for a variety of computationally intensive applications, mainly in the realm of Digital Signal Processing (DSP) and communications (Underwood and Hemmert, 2004). Due to rapid increases in the technology, current generation of FPGAs contain a very high number of Configurable Logic Blocks (CLBs) and are becoming more feasible for implementing a wide range of applications (Zhuo and Prasanna, 2005).

MATERIALS AND METHODS

The output of an N tap FIR filter, which is the convolution of the latest L input samples, is given in Eq. 1. L is the number of coefficients h(k) of the filter and x(n) represents the input time series.

\[ Y[n] = \sum h[k] X[n-k] \quad k = 0, 1, ..., N-1 \] (1)

The conventional tapped delay line realization of this inner product is shown in Fig. 1. This implementation translates to L multiplications and L-1 additions per sample to compute the result. This can be implemented using a single Multiply Accumulate (MAC) engine, but it would require L-MAC cycles, before the next input sample can be processed. A general purpose multiplier occupies a large area on FPGAs (Yokota et al., 2002). Since all the multiplications are with constants, the full flexibility of a general purpose multiplier is not required and the area can be vastly reduced using techniques developed for constant multiplication like distributed algorithm. Though most of the current generation FPGAs such as, Xilinx Spartan III have embedded multipliers to handle these multiplications, the number of these multipliers is typically limited. The ideal implementation would involve a sharing of the Combinational Logic Blocks (CLBs) and these multipliers.

In this research, we present a Dynamic Distributed Arithmetic (DDA) technique that is better than conventional techniques for implementation on the CLBs. DDA which is a well known method to save resources like slices, flipflops and LUTs. The DDA architectures make extensive use of look-up tables, which make them ideal for implementing digital signal processing functions on Xilinx

Corresponding Author: Mr. T. Vigneswaran, Department of ECE, SRM University, Chennai-603203, India

2908
FPGAs, whose architectures are based on look-up tables. Moreover, distributed architectures are suitable for low power portable applications, because they replace the costly multipliers with shifts and look-up tables (Ali and Haj, 2005).

Assuming coefficients $C[n]$ are known constants, Eq. 1 can be rewritten as follows:

$$y[n] = \sum C[n] \cdot X[n] \quad n = 0, 1, ..., N-1$$ (2)

Variable $X[n]$ can be represented by:

$$X[n] = \sum X_b[n] \cdot 2^b \quad b = 0, 1, ..., B-1$$

$$X_b[n] \in \{0, 1\}$$ (3)

Where, $X_b[n]$ is the bth bit of $X[n]$ and B is the input width.

Finally, the inner product can be rewritten as follows:

$$y = \sum C[n] \sum X_b[k] \cdot 2^i$$

$$= C[0] (X_b[1][0] 2^0 + X_b[2][0] 2^2 + ... + X_b[B][0] 2^B)$$

$$+ C[1] (X_b[1][1] 2^0 + X_b[2][1] 2^2 + ... + X_b[B][1] 2^2)$$

$$+ \ldots$$

$$+ C[N-1] (X_b[1][N-1] 2^0 + X_b[2][N-1] 2^2 + ... + X_b[B][N-1] 2^B)$$

$$= (C[0] X_b[1][0] + C[1] X_b[1][1] + \ldots + C[N-1] X_b[1][N-1]) 2^0$$

$$+ (C[0] X_b[2][0] + C[1] X_b[2][1] + \ldots + C[N-1] X_b[2][N-1]) 2^2 + \ldots$$

$$+ (C[0] X_b[B][0] + C[1] X_b[B][1] + \ldots + C[N-1] X_b[B][N-1]) 2^B$$

$$y = \sum 2^i \sum C[n] \cdot X_b[k]$$ (4)

Where:

$n = 0, 1, ..., N-1$ and $b = 0, 1, ..., B-1$

The coefficients in most of the DSP applications for the multiply accumulate operation are constants. The partial products are obtained by multiplying the coefficients $C_i$ by multiplying one bit of data $x_i$ at a time in AND operation. These partial products should be added and the result depends only on the outputs of the input shift registers. The AND functions and adders can be replaced by Look Up Tables (LUTs) that gives the partial product.

**Proposed work:** The proposed Dynamic Distributed Arithmetic (DDA) Algorithm is suitable for designing digital FIR filter with varying co-efficient as compared to the conventional Distributed Arithmetic Algorithm (DAA) based FIR filter design where the filter co-efficient are constant. Whenever there is a change in filter co-efficient, the co-efficient buffer updated dynamically and then performs the defined operations. In this research, the input sequence is fed into the input buffer register at the input sample rate. The co-efficient are also fed to the corresponding buffer. The LUTs are updated whenever there is a change in $C[n]$ values through buffer. The serial output is presented to the RAM based shift registers The RAM based shift register stores the data in a particular address. The outputs of registered LUTs are added and loaded to the scaling accumulator from LSB to MSB and the result which is the filter output will be accumulated on to the output register over the time. For an n bit input, n+1 clock cycles are needed for a symmetrical filter to generate the output. If there is any change in $b[n]$, it will be updated and the resultant content is stored in the LUTs (Fig. 2).

Xilinx Spartan III are programmed using Verilog HDL, a popular hardware description language (Palmitkar, 1996). The language has capabilities to describe the behavioral nature of a design, the data flow of a design, a design’s structural composition, delays and a waveform generation mechanism. Models written in this language can be verified using a Verilog simulator. As a programming and development environment, Xilinx ISE Foundation Series tools have been used to produce a physical implementation for the Xilinx Spartan III.

**RESULTS AND DISCUSSION**

The goal of our experiments was to compare the number of resources consumed by the DDA method with that produced by other conventional methods. For our experiments, we considered 4 tap FIR filters and targeted the Xilinx Spartan III device. The constants were normalized to 4 digit of precision and the input samples were assumed to be 4 bits wide. For the DDA method, we decomposed all the constant multiplications into
Table 1: Resources utilization for the various 4-Tap digital FIR filters

<table>
<thead>
<tr>
<th>Method/parameters</th>
<th>Direct</th>
<th>Braun</th>
<th>Wallace</th>
<th>Array</th>
<th>DDA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slices (3584)</td>
<td>51</td>
<td>74</td>
<td>41</td>
<td>69</td>
<td>32</td>
</tr>
<tr>
<td>Flip flops (7168)</td>
<td>16</td>
<td>16</td>
<td>14</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>LUT (7168)</td>
<td>24</td>
<td>126</td>
<td>62</td>
<td>118</td>
<td>59</td>
</tr>
<tr>
<td>IOB (144)</td>
<td>29</td>
<td>29</td>
<td>67</td>
<td>29</td>
<td>9</td>
</tr>
<tr>
<td>MUX</td>
<td>4</td>
<td>22</td>
<td>31</td>
<td>22</td>
<td>46</td>
</tr>
</tbody>
</table>

Table 2: In-built device utilization of 4-Tap digital FIR filters using Xilinx Spartan III

<table>
<thead>
<tr>
<th>Method/parameters</th>
<th>Direct</th>
<th>Braun</th>
<th>Wallace</th>
<th>Array</th>
<th>DDA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Registers</td>
<td>8</td>
<td>8</td>
<td>7</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>Adders/subtractors</td>
<td>6</td>
<td>6</td>
<td>5</td>
<td>6</td>
<td>35</td>
</tr>
<tr>
<td>Multipliers</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Shifters</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>31</td>
</tr>
</tbody>
</table>

Table 3: Delay comparison of various types of 4-Tap digital FIR filter design

<table>
<thead>
<tr>
<th>Method/parameters</th>
<th>Direct</th>
<th>Braun</th>
<th>Wallace</th>
<th>Array</th>
<th>DDA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delay (ns)</td>
<td>14.8</td>
<td>17.2</td>
<td>16.8</td>
<td>19.7</td>
<td>13.2</td>
</tr>
</tbody>
</table>

Table 4: Memory utilization of different methods of various 4-Tap digital FIR filter design

<table>
<thead>
<tr>
<th>Method/parameters</th>
<th>Direct</th>
<th>Braun</th>
<th>Wallace</th>
<th>Array</th>
<th>DDA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory (MB)</td>
<td>74.5</td>
<td>70.6</td>
<td>71.5</td>
<td>71.5</td>
<td>68.7</td>
</tr>
</tbody>
</table>

It is observed that the total memory required for the DDA is reduced by 8.22% than other types of implementations (Table 4).

CONCLUSION

This research work presented a multiplier-less technique, based on the DDA method for low area and high-speed implementations of FIR filters. The validation carried out over Xilinx Spartan III devices where we observed significant speed improvement and area reductions over traditional methods.

REFERENCES