Survey and Analysis of Hardware Cryptographic and Steganographic Systems on FPGA

Sundararaman Rajagopalan, Rengarajan Amirtharajan, Har Narayan Upadhyay and John Bosco Balaguru Rayappan
Faculty, School of Electrical and Electronics Engineering, SASTRA University, Tirunelveli, Tamil Nadu, India

Abstract: Little brooks make great rivers—says a proverb. Information science involves not only the efforts made for gathering, acquiring or collecting the data that corresponds to the information but also contains the ways to save it, protect it and preserve it. The meaning of the proverb however stresses upon how to protect and secure information, as a small leakage will pave way for entire loss of information which should be protected. True, there have been various methods, approaches and algorithms proposed in the past and will emerge in future too in the areas of secure information transmission. Cryptography and steganography have been primary sources for information security. The bird’s eye view on the literature pertaining to the above mentioned two giants of information security spots a number of algorithms developed on both software as well as hardware platforms. This study does the survey from the literature on different cryptographic and image steganographic methods implemented on a reconfigurable hardware like FPGAs in the past. The analysis of various methods proposed earlier is also an important objective of this study.

Key words: Cryptography, steganography, information security, FPGA

INTRODUCTION

Marking, the great revolutions in the computer communication networks, lot of researchers further proceed to get even better and effective forms. But the fear of all is one, The Security. Every person while communicating wants security of the best form. Even after the advent of digital communications and many more digitalization techniques, the information security threat is always posing the researchers. Cryptography provides a layer of security in cases where the medium of transmission is susceptible to interception, by translating the message into a form that cannot be read by an unauthorized third party (Kumar and Baskaran, 2010). The main objectives of information security are Confidentiality, Data Integrity, Authentication and Non-Repudiation (Schneier, 2007). Secret information sharing between Alice and Bob is a term synonymous with Confidentiality and their privacy in an open channel. Authentication is a service related to identification of both parties in an open channel. Non-repudiation is a service in crypto system, which prevents both parties from denying the previous actions. When disputes arise due to one of the participants denying later in time that certain actions were taken is not of her will, then it should be taken care of. While cryptography is the art of scrambling the information (Zaidan et al., 2010), steganography (Karzenbeisser and Perirecolas, 2000; Thennoozhi et al., 2012) is an art of hiding information (Bender et al., 1996) in fictious covers wherein the cover may be audio, video, image (Amirtharajan and Balaguru, 2009, 2012a, b; Amirtharajan et al., 2011; Chehad et al., 2010) or text. Its counter attack called steganalysis deals with the detection of its presence or its length (Qin et al., 2009, 2010). Digital watermarking is another information security approach that looks for copyright preserving of an item (Karzenbeisser and Perirecolas, 2000). The scope of this article is limited to hardware cryptographic and steganographic systems. Hmood et al. (2010) explained about the security and capacity of the steganographic algorithm. Most of the earlier cryptographic and steganographic algorithms are implemented in software platforms. However in literature an equal importance is given to the hardware approach oriented crypto
implementations (Kitos et al., 2004). Several reasons can back the hardware approach to information security. As per the KPMG report commissioned by n Cipher on Key Management Policy and Practices Framework, the superiority of hardware-based security over software based security is emphasized. Normally in software based cryptography, the plain text, keys and related algorithms are stored in the unprotected portion of the computer. This will provide option for an entity to do modification, duplication or substitution. The hardware based security systems called as Hardware Security Modules (HSM) provide a way for shielding the information from harm in the memory of a tamper proof security service.

Earlier work in hardware cryptographic and steganographic systems have been implemented in ASIC as well as FPGA Platforms. The use of reconfigurable hardware platforms allow the user to have multiple stream and block cipher algorithms to be present on the logical elements so that as the requirement changes, the suitable algorithm can come to the fore. Hardware cryptography has a lot of potential in the loop of chaotic dynamic systems. In the chaotic based cryptography, one approach uses hardware-based synchronized chaotic circuits, where the plain text message is hidden in the spectral domain of the chaotic signal (Yang et al., 1997).

Kitos et al. (2004) have analyzed the hardware implementation of 64 block ciphers like Triple DES, IDEA, CAST-128 and KHASAD. The implementation provides high speed execution of algorithm with additional feature like parallelism on the FPGA. A lot of elliptic curve cryptographic architectures on FPGA were reported in the past. NIST standard curves have been used by many implementations (Lutz and Hasan, 2004; Gura et al., 2003; Jurvins et al., 2004; Rodriguez-Henriquez et al., 2004; De Dormale and Quisquater, 2007). The Elliptic Curve Crypto systems (ECC) (Al-Somani et al., 2006) use the finite field arithmetic as the vital architecture. As multiplication, division and modular inverse are a part of many algorithm sensitive crypto systems, the architectures proposed have concentrated on the power, area and design objectives like speed of computation of arithmetic units. FPGA has been the right candidate for implementing the computationally intensive operations for ECC (Al-Somani et al., 2009; Chelton and Benamouss, 2008). Similarly few works have been found in the literature pertaining to steganography on FPGAs.

CRYPTOGRAPHY ON FPGA

So many architectures have been proposed in the past in the area of software based cryptographic algorithm design. The main objective of the present task is to review some of the popular cryptographic and steganographic algorithms and their hardware implementations. We discuss DES, AES and HASH cryptographic algorithms and their past FPGA implementations.

FPGAs are the most suitable hardware platforms for implementing the various crypto algorithms by way of different architectures. FPGA based implementation of algorithm needs the code to be present in a Hardware Description Language. Any one of the two HDLs namely VHDL or Verilog HDL has been the design entry sources for carrying the algorithm to the hardware. In Literature most of the FPGA Implementations have been carried out with the help of either Xilinx or Altera FPGAs. As far as the architectures of FPGA are concerned, two main divisions are employed in practice. One is Fine Grained and the other is coarse grained. The Fine grained architecture is suitable for low level data manipulation, especially in bit level manipulation. The coarse grained architecture is used for high level or block level modification. Even though High speed and low area are the two main objectives of any FPGA implementations, there are other expectations from FPGA at the cost of exploiting its fullest resources. Normally FPGAs offer a numerous advantages as follows:

- Reconfigurable hardware architectures to support multiple keys, message sizes and change of algorithms
- Huge Internal RAM in many FPGAs facilitate internal storage of cipher text of heavy payload
- High intrusion protection
- Specific Hardware dependability as the bit stream differs for different FPGAs
- High speed computation of block units of cryptographic algorithms
- Ability to keep multi Processors inside a single chip to create MPSoC architectures
- Experimentation results showcase the much better efficiency of FPGAs over software platforms

Apart from the advantages mentioned above, security of the device is a concern when a whole system is considered. In Virtex-4 devices of Xilinx, the bit stream is encrypted using Xilinx ISE tool. When configuration of the bit stream is done, the virtex device decrypts the bit stream with a key and configures the device according to the developed algorithm.

Block ciphers on FPGA: A number of block ciphers are available in cryptography (Schneier, 2007). Some of them include DES, AES, Triple Des, IDEA, GOST, BLOWFISH etc. This section presents the survey of block ciphers on FPGA platform reported in the literature.
Data Encryption Standard (DES) has been a world wide standard called as Data Encryption Algorithm by ANSI and DEA. The DES is a 64 bit block cipher. It uses 56 bit key. As per the DES, 16 rounds of functions have to be performed. Initially 64 bit block will be divided into two halves of 32 bits in each. After that Expansion permutation, S box substitution and P-box permutation have to be performed on the two halves of 32 bit sub blocks. These steps are repeated in all the 16 rounds of operation (Stallings, 2007; Schneier, 2007). FPGA implementation of various block ciphers including Triple DES has been proposed in Kitsos et al. (2004). The block ciphers considered in the article were Triple-DES, IDEA, CAST-128, MISTY1 and KHASAD. Basic Looping Architecture (BLA) implements only one round of each block cipher and full loop rolling architecture (FULA) implements entire rounds of operation. Virtex 1600EBG560-6 FPGA has been used for implementing all the block ciphers. Figure 1a and b show the LUTs consumption and frequency comparison for FULA of the proposed block ciphers.

Advanced Encryption Standard (AES) has been formulated from Rijndael algorithm. Rijndael is a symmetric block cipher which takes two inputs, namely, the plaintext block to be encrypted and the secret key. It applies an iterative procedure at the end of which an output ciphertext block is produced. During a single iteration, a set of transformations, called a rounds are applied to the state data block. For each round, a round key is generated through a process called key scheduling. The detailed algorithm for AES is given below through a block diagram in Fig. 2.

The AES takes different block sizes namely 128,192 and 256 bits. Also the key size can also be in the size of blocks which are 128, 192 and 256 bits. In many implementations 128 block AES has been employed. In the 128 bit block AES, a 4x4 state Matrix is formed by arranging the 128 bits into 16 bytes. The entire operations are performed over the state matrix. Initially the state matrix is subjected to a transformation using a sub key. Then the transformed state matrix undergoes a loop where four consecutive operations are done. The loop can run for 10, 12 or 14 times. In each loop, first Byte Substitution (BS) is done in which, a non-linear independent substitution operation of state matrix byte with another byte is carried out. The second step is a Shift Row (SR) step, wherein the specific rows are shuffled. In the third step, Mix Column (MC) operation is performed to adjust the columns. The last step in a loop is Add Round Key (ARK) step, where the resultant matrix of the third step is XORed with group key.

Many hardware implementations of AES algorithm on FPGA have been reported in literature. Low cost implementation of AES is proposed. Rais and Qasim (2009) and Drimer et al. (2008) proposes high speed AES. Li et al. (2011) proposed AES architecture implementation on FPGA. They have implemented the algorithm in Xilinx Virtex FPGA XCVRx25-10. The analysis reported in the work includes encryption, decryption and combined architectures on FPGA. Xilinx ISE 101.1 has been used from the creation of design entry to bit file generation. Table 1 shows the AES on FPGA performance results.

This implementation of AES algorithm on Virtex FPGA yielded 1749.76 Mbps throughput consuming only 14 Block RAMs and 830 slices.
Yuan et al. (2011) reported a new type of hardware AES implementation has been reported. In this paper Masked SBox for AES approach is discussed. Different types of masking that are used in practise according to masking functions are Boolean masking, Additive masking, Multiplicative masking and mixed masking. Wolkerstorfer et al. (2002) proposed a similar type of AES S box approach. But, Yuan et al. (2011), an attempt has been made to create SBox which works with GF(2^4). This method consumes only 2^3×2^3×4×2 bits. Six pre computed tables have been used here. This algorithm has been implemented in Virtex-5 FPGAs XCVLX30 and XCVLX50. The algorithm takes 20 K gates and 885 slices with Boolean masking technology. Figure 3 shows the FPGA slices comparison of various masking based AES hardware implementations on Virtex FPGA. Kamoun et al. (2008) and Mentens et al. (2004) earlier proposed similar kind of architectures on Virtex 4 and XCV800-4 FPGAs, respectively. Zheng-1 in the chart means XCVLX50 and Zheng-2 stands for XCVLX30 FPGA.

Instead of S Boxes which are usual modules in every AES implementations, several other methods have been suggested on using T Boxes employed in FPGAs for AES (McLoone and McCanny, 2003; Buleens et al., 2008). A T Box consumes four times more memory than S Box (ie) 8 kb. An efficient utilization internal Block RAM of Virtex 5 FPGA for fitting the T Box has been proposed by Kundi et al. (2010). This approach uses only one BRAM for a 32 bit data path and 4 BRAMs for 128 bit data path. Using the Digital Clock Manager (DCM) and simple multiplexer logic an efficient memory utilization has been suggested. This method was implemented in XC5VL5010-3FF676 FPGA and it consumed only 4 BRAMS out of 128 (3%) and 199 (1%) slices, thereby supporting a throughput of 32,128 Gbps.

In another implementation work (Borkar et al., 2011), the AES algorithm has been implemented using XCV600BG560-6 FPGA. The maximum operating frequency reported in this work is 140.390 MHz. An encryption/decryption throughput of 352 Mbits/second has been obtained during the AES implementation. This method which uses Cipher FeedBack (CFB) mode for block encryption and decryption, consumes 1853 slices and 391 Bonded IOBs of Virtex FPGA considered for implementation. The hardware consumption is 26% of the total capacity of FPGA. In this implementation the 128 bit input message is encrypted with 128 bit key and after 10 rounds of operations, the cipher text is obtained. Example I/O relation is given below:

- **Plaintext:** 0011223445566778899aadbeeeddeeff (128 bits)
- **Key:** 000102030405060708090a0b0c0d0e0f (128 bits)
- **Output/cipher text:** 69c4e0d86a7b0430d8ed78070bd4c55a (128 bits)

The hardware implementation of AES algorithm (Papastathion et al., 2004) proposes four different types of AES implementation styles on FPGA platform. As the main approach towards AES hardware implementations follow an architecture that consists of four steps namely key expansion, Initial permutation, Round Permutation and Final permutation, the difference is shown in the objectives considered for implementation and in the basic hardware element used for implementation. Area and performance are the two objectives and Flip-Flop and Latch are the two hardware elements upon which the architecture has been built. Four hardware implementation schemes proposed are:

- **Area optimized AES encryption-Flip-Flop approach (AOAESFF)**
- **Performance optimized AES encryption-Flip-Flop approach (POAESFF)**
Table 2: AES Place and Route Results proposed by Papaefstathiou et al. (2004)

<table>
<thead>
<tr>
<th>Hardware design</th>
<th>Latency (ns)</th>
<th>Throughput (Gbps)</th>
<th>Power consumption (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encryption</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AOAESFF</td>
<td>55.2</td>
<td>2.31</td>
<td>79.24</td>
</tr>
<tr>
<td>POAESFF</td>
<td>43.2</td>
<td>2.96</td>
<td>112.48</td>
</tr>
<tr>
<td>AOAESLA</td>
<td>56.2</td>
<td>2.28</td>
<td>84.82</td>
</tr>
<tr>
<td>POAESLA</td>
<td>49.7</td>
<td>2.57</td>
<td>129.09</td>
</tr>
<tr>
<td>Decryption</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AOAESFF</td>
<td>110.4</td>
<td>1.15</td>
<td>163.72</td>
</tr>
<tr>
<td>POAESFF</td>
<td>96.0</td>
<td>1.33</td>
<td>193.45</td>
</tr>
<tr>
<td>AOAESLA</td>
<td>92.22</td>
<td>1.39</td>
<td>196.47</td>
</tr>
<tr>
<td>POAESLA</td>
<td>87.6</td>
<td>1.46</td>
<td>225.49</td>
</tr>
</tbody>
</table>

Swap based hardware cryptographic system: A new type of hardware cryptographic system has been proposed (Chen, 2003). The system performs random permutation and random transformation. The method uses the combination of swap and XOR/XNOR functions under the control of binary sequence from a chaotic system. In this method adjacent signal values are swapped and then they are XORed/XNORed together to generate a system which has low computational complexity and high security. The swap operation utilizes the 1-D logic map suggested (Schuster, 1984; Parker and Chau, 1987). The parameters involved in construction of crypto algorithm of this type are \( \mu \) and \( x(n) \). The \( \mu \) will take a value which lies between 0 and 1 (ie) \( 0<x(0)<1 \). \( x(0) \) is the initial value for this computation. The successive states of the chaotic 1-D map are derived from the relation \( x(n+1) = \mu x(n) (1-x(n)) \).

For example when \( n = 0 \), \( x(1) = \mu x(0) (1-x(0)) \), when \( n = 1 \), \( x(2) = \mu x(1) (1-x(1)) \), and so on.

Like this the remaining \( x(n) \) values where \( n = 0, 1, 2, \ldots \) may be computed. The preceding 24 bits below the binary representation of \( x(n) \), \( n = 1, 2, 3, 4 \ldots \) are used to find out the sequence \( b(0), b(1), \ldots \), etc. may be computed. The preceding 24 bits below the binary representation of \( x(n) \), \( n = 1, 2, 3, 4 \ldots \) are used to find out the sequence \( b(0), b(1), \ldots \), etc.

If the signal length is \( N \), in the initial step, two seeds \( s_{seed1} \) and \( s_{seed2} \) are found out for \( 0 \) to \( (N/16)-1 \) times. After finding the seeds according to the swap control bit the adjacent values are swapped. The swap operation is given by a function \( swap_{\mu}(g(m), g(n)) \) where the subscript \( b(.) \) is the decision of the swap operation. If the swap control \( b(.) \) results in 1, the two elements will be swapped otherwise they preserve the original positions. Once the swapping step is done, the data elements are XORed or XNORed upon the generated output of the \( b(.) \) which is a function of \( k \) and \( p \) [5]. This \( b(.) \) results in a two bit value which may be \( 00, 01, 10 \) or \( 11 \). So four such XOR or XNOR operations have to be performed with a switch case. The result of this case operation \( g'(m) \) which is the decrypted message. This work considers the original data as a grayscale image. The encryption process is done on the image. Figure 4a and b show the original and encrypted images.

Stream ciphers on FPGA: A combination of two stream ciphers LFSR and Hash function to make an hardware efficient stream cipher has been proposed (Deepthi and Sathidevi, 2009). Hash function \( H(M) \) that works on an arbitrary length message \( M \), returns a fixed length hash value \( h \). In network applications where data and control packets will be running continuously this type of technique will hold the key for secure communication. The stream cipher was implemented in Altera ACEX-7P K100QC208-3 FPGA. The LFSR based Toeplitz hash block used in the work has a 5 bit Register to process the computed data. It consumes five D Flip-Flops, five XOR gates and six AND gates.

Fig. 4(a-b): (a) Original camaraman image by Chen (2003) and (b) Encrypted camaraman image by Chen (2003)

- Area optimized AES encryption-latch approach (AOAESLA)
- Performance optimized AES encryption-Flip-Flop approach (POAESLA)

Similarly the decryption architectures have also been discussed with Flip-Flop as well as Latch approaches. The analysis has been done in the above schemes and a detailed Latency, throughput and power consumption details have been discussed. Table 2 shows the AES Place and Route results.

205
The above discussed design has been implemented both in Altera FPGA EPF10K100ARC240-1 and Avanti 0.35 µm cell library. In the FPGA implementation, the crypto algorithm consumes 51,000 gates (51% of logic cell), data sampling rate larger than 80.6 MHz and throughput rate larger than 0.64 Gbps. The Avanti cell implementation takes 7675 gates to implement the crypto algorithm. The data sampling rate is 343.6 MHz and a throughput rate larger than 2.74 Gbps are achieved through this second approach of hardware implementation.

Pseudo random Numbers are used in cryptography for randomizing the message bits in a move to utilize the deterministic sequences with good statistical properties as close as possible to random numbers. The PN sequences is generated by a pattern defined by the Pseudo Random PRNGs. The PRNGs use Linear Feedback Shift Registers (LFSRs) for the PN sequence generation with a primitive polynomial. LFSRs normally use a combination of sequence of D Flip-Flops and xor gate/gates. The LFSRs are normally loaded with a seed value of N bits (a non zero value) where N is the number of bits generated by PRNG during the application of every clock pulse. A new time variant PRNG with sigma Delta Modulator hardware architecture for cryptographic application has been proposed (Gonzalez-Diaz et al., 2011). The proposed architecture uses an accumulator which adds a constant seed ‘X’ with the quantization error ‘e0’ that is delayed by a clock pulse. This accumulation operation is performed for N stages where in every stage 1 bit from the Auxiliary LFSR is utilized for computation purpose. The PRNG architecture has been implemented in a CMOS 0.35 µm process where it consumed 474 digital cells. The FPGA implementation of the same approach needed 57 slices in Virtex 4 FPGA XC4VFX12. Earlier works reported on Menemen Twist PRNG methods (Tian and Benkrid, 2009; Sriram and Kearney, 2006) consume more hardware elements (slices) in the Virtex FPGA compared to the approach suggested (Gonzalez-Diaz et al., 2011). Figure 5 displays a time variant accumulator architecture.

Another Block cipher in this queue is BLOWFISH. Blowfish algorithm uses 64 bit block with a variable length key of up to 448 bits. Like DES, the 64 bit block is split into two halves of 32 bits. After that key expansion and 16 rounds of data encryption function have to be carried out (Schneier, 2007). The blowfish cipher is fast, secure, simple and variably secure. Blowfish algorithm proposed by Kumar and Baskaran (2010) used Virtex XCV50-BG256-6 FPGA that consumed 1608 slices and 2984 four input LUTs.

**STEGANOGRAPHY ON FPGA**

Even though a number of articles are present in literature pertaining to software implementation of various spatial and transform domain steganographic algorithms (Padma et al., 2011; Amirtharanjan and Balaguru, 2009, 2012a, b, Janakiraman et al., 2012) and steganalysis (Qin et al., 2009, 2010), very few works have been reported on how to implement the information hiding methodology on reconfigurable hardware platforms. Most of the reported works implemented the steganographic module on FPGA in spatial domain. A paper by Farouk and Saeb (2004) reported secret key steganographic micro architecture on Spartan FPGA. The proposed architecture consists of two important parts. One is address generator and the other one is control unit. The address generator unit is used to generate the address of the cover image randomly so that the particular pixel value can be chosen for hiding a bit. The address generator consists of memory of pointers, shuffler and shift and concatenate units. As per the architecture, the memory of pointers issue a 512 bit command to the shuffler unit which in turn generate a 64 bit block address with the help of a 8 bit key.

The address generator then produces 17 bit value with which we can address 128 kbytes. Totally 64 bits generated from shuffler addresses 64 blocks each having 256 locations. Again this can address only 64*256 locations. This is increased by using the 8-bit key as upper bits of the pointer so that 128 kbytes can be addressed. The cover image is stored in external SDRAM which takes more number of clock cycles compared to
SRAM for reading, modifying and writing the contents. Normally it takes 9 clock cycles for addressing cover image and message locations. This is reduced by considering the message bytes consecutively for hiding the information. The control unit consists of status register, control logic gates, state register and a 3.8 decoder. The control unit has been responsible for monitoring and controlling the information hiding process. The proposed architecture on XC2S1000xl44-6 FPGA consumes 1195 slices (99%), 2 DLLs (50%), 1 Global clock (25%) and 43 External IIOBs (46%).

A steganographic context technique on cyclone II FPGA has been proposed by (Gómez-Hernández et al., 2008). The method uses noisy area and the regions with abrupt gray level changes as the pixel locations to embed the information. Gray scale images stored in FPGA were the cover images and this approach processes the cover image block by block for information hiding. First the image is divided into group of 3×3 blocks. Then the 3×3 block is again split into four 2×2 blocks in such a way that the center pixel of a 3×3 block will be present in all the 2×2 blocks. The suitability is checked for information embedding by comparing the pixels of the 2×2 block. If the compatibility check is positive, then a single bit will be embedded in the center pixel of a 3×3 block. The method has been tested in software platform with a computer operating at 1.4 GHz and 512 MB of RAM memory. Cyclone II EP2C35F672C6 FPGA has been the hardware platform. The time taken to perform the above algorithm in software is 8.089 sec with a 512×512 image as cover whereas the same approach in FPGA took only 0.0325 sec which is 252 times faster. A total of 204 logic elements have been consumed to work out the algorithm on FPGA and a throughput of 61.54 Mbps has been achieved.

Another work reported by Sundaraman and Upadhyay (2011) discusses about steganographic system architecture on FPGA with LFSR based information hiding approach. The important part of this work is the design of LFSR for various size images. Various primitive polynomials were used to construct the LFSR circuits using the D Flip-Flops XOR gates combination. The LFSR has been used as address generator in this work to generate addresses pseudo randomly. The cover image has been stored in external Static RAM which has accessing speed of 10 ns which is faster than the SDRAM which was considered by Farouk and Saeb (2004). So in this aspect, the present methodology is faster than the method in Farouk and Saeb (2004). Three clock cycles of 100 MHz, have been used to generate the pixel address, to read the cover image pixel and to modify the content, then to store it back to the stegoimage pixel location. The architecture has UART for communicating with a Graphical User Interface to transmit the message bytes to be embedded in the image. Without knowing the baudrate with which the pixels are transmitted through the UART transmitter, the pixel reception will not be proper when stego image is received for retrieving the information. This approach uses a particular FPGA that has a specific bit file without which the information cannot be retrieved. Figure 6a and b show the MSE and PSNR analysis of hardware stego images. Figure 7 shows the GUI with LabVIEW for decrypting the message from the stego image. The FPGA used for implementing the proposed architecture is Cyclone II EP2C20F484C7. Total Logical
Elements present in this FPGA are 18752. The stego architecture using a 16×16 image consumed 954 Logic Elements (LEs), a 32×32 image consumed 3398 Les and a 64×64 image consumed 11493 LEs. The images of these sizes were stored in internal block RAM of FPGA. Likewise for stego system architecture which used 128×128 image 331 LEs were consumed and for a 256×256 image only 340 LEs were consumed as these images were stored in External SRAM.

Recently, Rajagopalan et al. (2011) proposed another FPGA based steganographic system that employs a pixel guide block for hiding the message in grayscale images.

ANALYSIS AND RECOMMENDATIONS

In the case of block cipher implementation with FPGA, many works reported used Virtex FPGA compared to the Altera FPGAs. Low cost FPGAs like Spartan and cyclone have been used very little as we found in the literature. In the few works which have concentrated on Stream ciphers on FPGAs, LFSR based algorithms have been analysed (Deepthi and Sathidevi, 2009). Also cellular automata for hardware cryptography are an important direction where more research works can be done, where the software implementation using Matlab is available by Jaberi et al. (2012). With this architecture, hardware implementation is also possible. PRNGs generated with LFSRs (Gonzalez-Diaz et al., 2011) have been generated with delta modulators. The effect of combining this architecture for stream ciphers needs to be analysed. Normally memory is a big issue on hardware platforms when the case is image processing, cryptography or steganography as these handle huge payload and images. When it is a Xilinx device, internal BRAMs or when it is an Altera FPGA M4K memory elements are suitable candidates for internal processing of the crypto algorithms or steganographic algorithms. The accessing time to these Block RAMs or M4K is very less when compared to accessing the external memory like SRAMs, Flash or SDRAMs. Eventhough Memory management aspects have been discussed in some papers, more work can be done on running the security algorithm on logic blocks of FPGA by storing the cover or payload image in internal/external memories thereby providing an option for detailed memory analysis like power consumption during the memory access, reducing the total time for encryption by clever memory handling etc.

The steganographic algorithms proposed in FPGA platform in the past, have been implemented in spatial domain. All the articles published have considered image as cover for performing data hiding. Some of the works have not focussed on MSE and PSNR error metrics (Farouk and Saeb, 2004; Gomez-Hernandez et al., 2008). As the robustness of the stego module on hardware is decided by the error metrics like MSE, PSNR and Mean Structure Similarity Index (MSSIM), attention can be focussed on analysing these issues. Moreover image processing functions can be a part of steganographic modules on FPGA thereby making much better information hiding on cover images. Further to this, future work can also focus on audio, video and text as covers on FPGA. As modern day technologies converge towards system on chips, hardware cryptographic and steganographic systems can be a part of MPSoCs.

CONCLUSION

A survey and background discussion has been done on cryptographic and stego architecture implementations on reconfigurable hardware platform in this paper. As most of the present day Network on Chips demand an efficient security methodologies to support secure data packets transmission, these approaches can form a part of NoCs. As more bit wise operations are supported by FPGAs the prominence can be given to these operations while designing hardware crypto and stego architectures. Moreover as transform domain techniques for steganography like DWT, DCT etc., demand floating point operations on reconfigurable hardware which needs special purpose blocks to handle, focus towards this area may provide bright results in the aspect of improving the security.

REFERENCES


