Efficient FPGA Architecture for Dual Mode Integer Haar Lifting Wavelet Transform Core

Haider Ismael Shahadi, Razali Jidin, Wong Hung Way and Yasar Amer Abbas
Department of Electrical Engineering, University of Babylon, Hila, Babil, Iraq
Electronic and Communication Engineering, Tenaga National University (UNITEN), Putrajaya, Malaysia

Abstract: Discrete Wavelet Transform (DWT) becomes a main part of numerous signal and image processing applications. The lifting scheme has been developed recently as a flexible tool for constructing lossless bi-orthogonal wavelets. This study proposes efficient and high performance architecture for dual mode (forward and inverse) Integer Haar Lifting Wavelet Transform (IHLWT) core. The presented architecture minimizes the hardware area by proposing multipliers-free design. It performs IHLWT with only a single adder and subtractor which have reconfigurable input buses to perform forward or inverse transformations based on mode control signal. The proposed architecture has been implemented on Field Programmable Logic Array (FPGA). The design has been developed by using Hardware Description Language (HDL); this makes the design easily portable across FPGA devices from any vendor. The synthesis of the design showed that it has high operating-frequency and requires low hardware area and low power consumption for various Xilinx FPGA devices. The designed processor has been successfully implemented and tested on Xilinx Spartan6-SF601 Evaluation Board. The implemented hardware has been tested in real time by using many recording audio signals. All the implemented hardware results were identical 100% with IHLWT software results. This design is appropriate for applications require real time and low power consumption IHLWT processor such as wireless multimedia sensor networks.

Key words: Lifting wavelet transform (LWT), field programmable gate array (FPGA), integer to integer haar filter, dual mode architecture, hardware of DWT

INTRODUCTION

The discrete Wavelet Transforms (DWT) are used in many applications such as multimedia processing, numerical analysis, object recognition, data compression and video monitoring and data security. It becomes the most important signal processing techniques which is used to efficiently decompose and reconstruct non-stationary signals. The major advantage of DWT over other transformations is that it performs multi resolution analysis for signals with localization in both frequency and time (Mallat, 1989).

Since, DWT is a computation intensive procedure, various hardware architectures have been recently proposed in order to match real time applications requirements. Generally, the DWT architectures can be classified into three types: Convolution-based DWT such as Altermann et al. (2011), Farahani and Elshghi (2007), Huang et al. (2005a), Maamoun and Namune (2009) and Pang and Chauhan (2008), B-spline-based DWT such as Huang et al. (2005b) and lifting-based DWT such as Andra et al. (2002), Angelopoulos et al. (2008), Aziz and Pham (2012), Chen (2004), Huang et al. (2004), Kuzume et al. (2004), Liao et al. (2004), Shi et al. (2009) and Zhang et al. (2012). The disadvantages of the convolution based type are it has high redundancy computation operations, requires auxiliary memories to save intermediate results and needs long critical path delays. All These disadvantages result inefficient hardware implementations. As for the B-spline, it requires more hardware resources than the conventional type, but it has lower critical path delay and latency. In comparison to the two categories, the lifting-based type supports parallel input data processing, as well as lower transform computational. Moreover, it is “in-place” operations calculation which does not require any extra memory to save the intermediate results (Sweldens, 1995, 1996). The advantages of the lifting-based consequently will determine its hardware implementation that will yield less area, lower power and higher speed.

Corresponding Author: Haider Ismael Shahadi, Department of Electrical Engineering, University of Babylon, Hila, Babil, Iraq Tel: +60162970267
Most above literatures use multipliers to design filters of Lifting Wavelet Transform (LWT). In Aziz and Pham (2012), the authors propose a multiplier-free processor to implement 5/3 LWT filter. The authors have used shift registers and adders to design their processor. In Andra et al. (2002), the authors have proposed separate forward and inverse LWT processors. However, the proposed architectures are complex that require large hardware area.

This study proposes a high speed, low hardware area and low power consumption architecture for dual mode integer to integer Haar type lifting wavelet transformation. Both modes (forward and inverse) utilize common resources without any extra hardware. The proposed architecture is very simple and does not require any multiplier or auxiliary memories. It requires only a single adder, subtractor and two shifters for both modes. The proposed shifter is represented by a simple wiring circuit to perform two mathematical operations, multiplication and floor rounding function in a single simple step.

The proposed architecture performs in parallel the prediction and update in the forward mode and inverse of update and predict in inverse mode. The architecture processes pair of input samples at each clock cycle. Moreover, it is designed in a generic way to be utilized either in the serial input applications which needs splitter to split data to odd and even, or in the parallel input applications which fetch pairs of data from RAM or registers.

**MATERIALS AND METHODS**

**Discrete wavelet transform (DWT):** In the convolution based DWT approach (Mallat, 1989), an input signal (S) is filtered independently by two filters: a low-pass filter (h) and a high-pass filter (g). Then, the outputs from the filters are sub-sampled by two to produce the low-pass (approximation (A)) and high-pass (details (D)) sub-band outputs coefficients as shown in Fig. 1a. The two filters (h and g) are named decomposition filters bank. The original signal (S) can be reconstructed by up-sampling A and D streams by insertion zeros between each two samples and then filtering the outputs streams by a reconstruction low-pass and high-pass filters (h and g) respectively. Finally, the filters output are added together to obtain the synthesized signal (S') as shown in Fig. 1b. The two reconstruction filters bank (h and g) are the inverse of decomposition filters (h and g) respectively.

For multi-resolution DWT decomposition, the low-pass sub-band (A) is further analysed in a similar way in order to find the second-level of decomposition and the

![Diagram](image)

**Fig. 1(a-b): Signal decomposition and reconstruction in a one level DWT, (a) 1-level DWT decomposition and (b) 1-level DWT reconstruction**

![Diagram](image)

**Fig. 2(a-b): One level decomposition and reconstruction of lifting wavelet transform (LWT), (a) Forward lifting scheme and (b) Inverse lifting scheme**

procedure repeats. The inverse of the process follows similar multi-level synthesis filtering in order to reconstruct the output signal.

**Integer lifting scheme based DWT:** Sweldens (1996) proposed the lifting scheme where all the DWT operations can be executed in parallel. Hence it is faster than the convolution based DWT. The integer to integer lifting scheme is computed through three steps: Split, Predict (P) and Update (U). Figure 2 shows the lifting scheme processes.
The first step is to split an input signal \( S \) into even \( (S\ (e)) \) and odd \( (S\ (o)) \) indexed samples as described in Eq. 1.

Splitting:

\[
\text{Split} (S): S\ (e), S\ (o) \tag{1}
\]

The second step is to predict the odd samples based on the evens to find the details coefficients according to Eq. 2:

Predicate:

\[
d\ (o) = S\ (o) - \text{floor} (P\ \{S\ (e)\}) \tag{2}
\]

The third step is to update the even samples based on the odds. The output represents the smooth coefficients of the integer DWT as given in Eq. 3.

Update:

\[
S\ (e) = S\ (e) + \text{floor} \ (U\{S\ (o)\}) \tag{3}
\]

where, floor \((z)\) is a function that finds the largest integer less than or equal to \(z\). This rounding function is used in the integer to integer type of lifting scheme and it is not required for the floating type of LWT.

The inverse of the lifting wavelet transform that is shown in Fig. 2b can be easily computed by three steps: undo-update, undo-prediction and merging odds and evens together. Equation 4-6 demonstrate these three steps.

Inverse-update:

\[
S\ (e) = S\ (e) + \text{floor} \ (U\{S\ (o)\}) \tag{4}
\]

Inverse-predict:

\[
S\ (o) = d\ (o) + \text{floor} \ (P\ \{S\ (e)\}) \tag{5}
\]

Margining:

\[
S\ = \text{Merge} \ (S\ (e), S\ (o)) \tag{6}
\]

The lifting scheme based DWT has several advantages over the convolution based DWT such as Sweldens (1995, 1996):

- It performs in-place operation calculation. Hence it does not require any extra memory to save its outputs
- All its operations are performed in parallel and that increases the processing speed
- The integer type is lossless transformation and doesn’t require extended number of bits per sample for the output coefficients

**Integer haar lifting wavelet transform (IHLWT):** Haar filter is one of the famous bank filters that are used with the DWT. In Haar DWT, approximation coefficients are calculated by finding the average of each adjacent samples of the input signal. While the details coefficients are calculated by finding the difference between the adjacent samples of the input signal. Usually, the approximation (smooth) coefficients are close to the original input samples because there are high correlations between the neighbouring samples of the input signal (such as audio signal). Whereas the details signal coefficients has a low power with respect to the original one, because the same reason mentioned above.

In integer to integer lifting scheme based Harr DWT, an input samples \( S \) has integer values, therefore \( P\ \{S\ (e)\} = S\ (e) \).

Since, \( S\ (e) \) is an integer, hence floor \( \{S\ (e)\} = S\ (e) \).

As a result, the prediction of odd can be calculated easily to find the details coefficients as given in Eq. 7.

IHLWT predict:

\[
d\ (o) = S\ (o) - S\ (e) \tag{7}
\]

The output of the update stage can be calculated based on the value of \( d\ )1. Since smooth coefficients of the Harr filter are calculated by finding the average of the input adjacent samples, therefore \( S\ (e) = \text{floor} \ (\{(S\ (e) + S\ (o))/2\}) = \text{floor} \ (\{(S\ (e) + S\ (e) + d\ (e))/2\}). \) The final update equation can be written as in the Eq. 8.

Update:

\[
S\ (e) = S\ (e) + \text{floor} \ (d\ (e)/2) \tag{8}
\]

To reconstruct the original signal from the details and smooth coefficients, the inverse of predict and update processes are achieved by undoing the update and prediction as shown in Eq. 9 and 10, then merge the results of the two operations together.

Inverse-update:

\[
S\ (e) = S\ (e) + \text{floor} \ (d\ (e)/2) \tag{9}
\]

Inverse-prediction:

\[
S\ (o) = d\ (o) + S\ (e) \tag{10}
\]

**Proposed architecture of the dual mode IHLWT core:** The general block diagram of the proposed IHLWT architecture is shown in Fig. 3a. The design involves of
two major parts. The external interface to communicate with the host computer is utilized to read the input signal and to write the IHLWT core outputs back. In this study, FPGA- In-Loop (FIL) tool has been used for interfacing. This tool provides an interface between device on chip and Matlab simulator over an Ethernet cable in real time manner. The second main part is the reconfigurable Integer Haar based LWT Computing Unit (IHLWTCU). The IHLWTCU part is the core of the IHLWT processor, this part provide two utilities, each one performs two functions in parallel. The utility selection of the IHLWT CU based on the input mode control signal. If the input mode signal is low (forward mode), then the IHLWTCU performs predict and update operations in parallel. Otherwise, if mode signal is high (inverse mode), the IHLWTCU performs the inverse of predicate and update operations in parallel.

The IHLWTCU processes a pair of input samples in each clock cycle to carry out IHLWT forward or inverse coefficients. For the forward mode, IHLWTCU reconfigures its architecture as shown in Fig. 3b to compute detail and smooth coefficients according to the Eq. 7 and 8, respectively. While for the inverse mode, IHLWTCU reconfigures its architecture as shown in Fig. 3c to compute odd and even samples according to the Eq. 9 and 10, respectively. The mode signal is used as a control signal to specify the IHLWTCU operation mode. Two multiplexers have been used in IHLWTCU to control on the mode configuration (forward or inverse) as shown in Fig. 4a. The complete IHLWTCU architecture shown in
Fig. 4(a-b): Hardware architecture of the IHLWTCU, 
(a) Hardware block diagram of the integer
haar lifting wavelet transform computing
unit (IHLWTCU) and (b) Proposed
shifter

Fig. 4a has a one adder, one subtractor, two multiplexer
and two shifters.

The proposed design of the IHLWTCU is very simple
and efficient with low hardware requirements. Both
IHLWTCU modes share the same adder and subtractor.
Additional important feature of the proposed IHLWTCU
is that it uses a simple shifter instead of a multiplication
and floor operations. This is possible because Eq. 8 and 9
require multiplication by 1/2 and then cancel the floating
reminders. The shifter is implemented by shifting the data
by a 1 bit toward the Least Significant Bit (LSB). In VHDL
the proposed shifter can be represented by only simple
signals assignment which look like the wiring circuit
that shown in Fig. 4b. In this shifter, all bits of the input
integers are shifted toward LSB and keep the sign of an
output integer (the Most Significant Bit (MSB)) same as
of the input integer. The following two numerical examples
for an 8 bits/sample data describe the shifter operation for
positive and negative inputs.

Example 1: Let d = 13, Then d1 = floor (13/2) = 6.
Now by using the proposed method, since
d = (00001101)\text{2} then

\begin{array}{|c|c|c|c|c|c|c|c|}
\hline
\text{Bit No.} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\text{d} & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\
\text{d1} & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline
\end{array}

d1\text{= (00001101)}\text{2} = (-6)_{10}

Example 2: Let d = -13, Then d1 = floor (-13/2) = -7.
Now by using the proposed method, since
d = (11110011)\text{2} (2's complement of 13) then

\begin{array}{|c|c|c|c|c|c|c|c|}
\hline
\text{Bit No.} & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\text{d} & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \\
\text{d1} & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 \\
\hline
\end{array}

d1\text{= (11110011)}\text{2} = (-7)_{10}

As shown in the above two examples, the two
mathematical operations (multiplication and floor) have
been implemented in a single simple operation. This
design does not require any multiplier or memory to store
the intermediate results. It has high speed (very low path
delay) and it uses only one adder and one subtractor
which have reconfigurable inputs based on the mode of
the input signal.

Table 1 demonstrates the data flow through the
nodes of the IHLWTCU of the forward mode for a 16
samples input signal. The word “Process” in the table
refers to IHLWTCU process (predict and update) and the
X0, x1, x2, x3, ... are the input signal samples values. In the
table, there is no IHLWTCU operation throughout the
first clock cycles because of enable signal is low. During
the second period of the clock cycle the IHLWTCU
performs the first predict and update operations with
inputs from the nodes Xodd and Xeven. At the beginning
of third clock cycle, the value of the outputs replaced by
the first detail and smooth coefficients. The total time
required to process a 16 samples is 9 clock cycles. Only
one clock cycle delay is needed between whole input
samples and whole output coefficients. Therefore, to
process N samples of input signal, IHLWTCU requires
only N/2+1 clock cycles.

Table 2 shows the data flow through the nodes of the
IHLWTCU of the inverse mode for a 16 input coefficients.
The data flow in IHLWTCU nodes are same as in Table 1
except that the input data is the coefficients and the
output data is the reconstructed signal as well as the
IHLWTCU processes are the inverse predict and inverse
update.


Table 1: Data flow of the proposed integer haar lifting wavelet core for a signal of 16 samples in forward mode (mode signal = logic 0)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Emb</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Clk</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td>Xeven</td>
<td>0</td>
<td>X0</td>
<td>X2</td>
<td>X4</td>
<td>X6</td>
<td>X8</td>
<td>X10</td>
<td>X12</td>
<td>X14</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Xodd</td>
<td>0</td>
<td>X1</td>
<td>X3</td>
<td>X5</td>
<td>X7</td>
<td>X9</td>
<td>X11</td>
<td>X13</td>
<td>X15</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>d</td>
<td>0</td>
<td>d0</td>
<td>d1</td>
<td>d2</td>
<td>d3</td>
<td>d4</td>
<td>d5</td>
<td>d6</td>
<td>d7</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>S</td>
<td>0</td>
<td>S0</td>
<td>S1</td>
<td>S2</td>
<td>S3</td>
<td>S4</td>
<td>S5</td>
<td>S6</td>
<td>S7</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Nop: No process, P: Predict, U: Update, emb: enable, Xeven: Input even sample, Xodd: Input odd sample, S: Smooth coefficient, d: Detail coefficient

Table 2: Data flow of the proposed integer haar lifting wavelet core for 16 Coefficients (8 smooth and 8 detail coefficients) in inverse mode (mode signal = logic 1)

| Process | Nop | IP and IU | IP and IU | IP and IU | IP and IU | IP and IU | IP and IU | IP and IU | IP and IU | IP and IU | IP and IU | Nop |
|---------|-----|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----|
| Emb     | 0   | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 1         | 0         |
| Clk     | 1   | 2         | 3         | 4         | 5         | 6         | 7         | 8         | 9         | 10        | 11        | 0         |
| d       | 0   | d0        | d1        | d2        | d3        | d4        | d5        | d6        | d7        | 0         | 0         | 0         |
| S       | 0   | S0        | S1        | S2        | S3        | S4        | S5        | S6        | S7        | 0         | 0         | 0         |
| Xeven   | 0   | X0        | X2        | X4        | X6        | X8        | X10       | X12       | X14       | 0         | 0         | 0         |
| Xodd    | 0   | X1        | X3        | X5        | X7        | X9        | X11       | X13       | X15       | 0         | 0         | 0         |

Nop: No process, IP: Inverse predict, IU: Inverse update, emb: Emb signal xodd-input odd sample, Xeven: Input even sample, S: Smooth coefficients, d: Detail coefficient

RESULTS

The proposed dual mode IHLWTCU has been implemented using IEEE standard VHDL. This allows portable across FPGA boards from numerous vendors. Xilinx ISE has been used to simulate, synthesize and implement the proposed hardware. This section describes these steps.

Simulation: In order to validate the operations of the proposed architecture, the test bench simulation has been used. All the results of the test bench simulation are compared with the Matlab program for the dual mode IHLWTCU to verify the results. Figure 5 shows a sample of the tests. In the first part of the clock cycles of Fig. 5, the mode control signal is low; therefore, IHLWLT core performs forward transformation to carry out detail and smooth coefficients onto their outputs buses Y1 and Y2 respectively. While in the second part of the clock cycles, the mode control signal is high, therefore the IHLWLT core performs inverse transformation to carry out reconstructed even and odd samples onto their outputs buses Y1 and Y2, respectively.

Synthesis: The proposed architecture has been successfully synthesized for various Xilinx FPGA devices. Table 3 shows the results of five different families Xilinx FPGA devices. The required hardware area is very little, only 16 or 8 of Configurable Logic Blocks (CLB) slices are required for IHLWTCU based on the used FPGA board. Furthermore, the proposed design has very high maximum operating frequency. For all the FPGA devices in Table 3, maximum operating frequency is higher than the system clocks of the FPGA device. This feature (high maximum frequency) will allow the design to be built in hardware applications which need very high speed DWT processor.

Table 3: Various xilinx board synthesis results for the proposed IHLWTCU architecture

<table>
<thead>
<tr>
<th>FPGA device</th>
<th>No. of CLB slices</th>
<th>Maximum operating frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spartan3E-XC3S500E</td>
<td>16</td>
<td>626.56</td>
</tr>
<tr>
<td>Spartan3A-XC3S706A</td>
<td>16</td>
<td>674.76</td>
</tr>
<tr>
<td>Spartan6-XC68LX16</td>
<td>8</td>
<td>375.094</td>
</tr>
<tr>
<td>Virtex-4XCFX12</td>
<td>16</td>
<td>734.214</td>
</tr>
<tr>
<td>Virtex-5-XC5VX110T</td>
<td>8</td>
<td>667.55</td>
</tr>
</tbody>
</table>

Power consumption analysis: Power consumption is a vital design factor besides maximum operating frequency and hardware area. In addition to the low CLBs slices number and high operating frequency, the proposed design has very low power consumption. Table 4 shows the summary of the power consumption analysis for the proposed architecture for number of FPGA devices in different operating frequencies. The quiescent power for each FPGA device represents the dominated part of the total consumption power. It is for the whole device including idle FPGA resources. Consequently, the total power consumed by the IHLWTCU core alone is lower than those reported in Table 4. This makes the proposed design very suitable for using in low power applications such as mobile and wireless multimedia sensor networks.

FPGA implementation: The proposed design has been successfully implemented onto Spartan6-SP601 Evaluation Platform Board. The implementation tests are achieved by employing the FIL tool which is used to provide an interface between PC and chip device through Ethernet cable. This tool is a new utility in MATLAB 2012 and earlier, it uses the FPGA vendor synthesis tools to synthesize the VHDL codes and download the bit stream files onto the FPGA board. The device on chip can be hosted by PC through MATLAB simulation model in order to read and write from and to
Table 4: Power analysis of the proposed architecture for various xilinx FPGA

<table>
<thead>
<tr>
<th>On chip</th>
<th>Spartan3E-XC</th>
<th>Spartan3A-XC3S</th>
<th>Spartan6-XC6SL</th>
<th>Virtex4- XC4</th>
<th>Virtex5- XC5VLX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clocks</td>
<td>1.84</td>
<td>3.64</td>
<td>2.18</td>
<td>7.67</td>
<td>5.71</td>
</tr>
<tr>
<td>Logic</td>
<td>0.3</td>
<td>0.18</td>
<td>0.33</td>
<td>0.56</td>
<td>0.24</td>
</tr>
<tr>
<td>Signals</td>
<td>0.5</td>
<td>0.0</td>
<td>1.26</td>
<td>1.21</td>
<td>0.52</td>
</tr>
<tr>
<td>I/Os</td>
<td>56.89</td>
<td>0.19</td>
<td>60.8</td>
<td>0.56</td>
<td>60.8</td>
</tr>
<tr>
<td>Total dynamic</td>
<td>60</td>
<td>4</td>
<td>65</td>
<td>9</td>
<td>67</td>
</tr>
<tr>
<td>Quiescent</td>
<td>82</td>
<td>32</td>
<td>21</td>
<td>165</td>
<td>1188</td>
</tr>
<tr>
<td>Total power</td>
<td>141</td>
<td>36</td>
<td>85</td>
<td>174</td>
<td>1255</td>
</tr>
</tbody>
</table>

Table 5: Comparison between the proposed and some of the literatures for one dimension discrete wavelet transform (DWT) architectures

<table>
<thead>
<tr>
<th>DWT architecture</th>
<th>Filter type</th>
<th>DWT design process</th>
<th>Hardware requirements</th>
<th>No. of cycle to decompose N sample</th>
<th>Control complexity</th>
<th>Critical path delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed (Pang and Chauban, 2008)</td>
<td>Daub-4</td>
<td>F</td>
<td>4 Mul, 3 A, 9 R</td>
<td>7 + N</td>
<td>Complex</td>
<td>Tm+2 Ta</td>
</tr>
<tr>
<td>(Altermann et al., 2011)</td>
<td>Haar</td>
<td>F</td>
<td>2 Mul, 2 A, 2R, Separate controller</td>
<td>2 + N</td>
<td>Moderate</td>
<td>2 Tm</td>
</tr>
<tr>
<td>(Liao et al., 2004)</td>
<td>Daub-4</td>
<td>F</td>
<td>4 Mul, 2 scaling Mul, 4 A, 7</td>
<td>3 + N</td>
<td>Complex</td>
<td>4Tm+8Ta</td>
</tr>
<tr>
<td>(Huang et al., 2004)</td>
<td>9/7</td>
<td>F or I</td>
<td>4 Mul, 2 scaling Mul, A, R, 6 S</td>
<td>5 + N</td>
<td>Moderate</td>
<td>Tm</td>
</tr>
<tr>
<td>(Andra et al., 2012)</td>
<td>5/3</td>
<td>F</td>
<td>2 processors(each with 1 Mul, 2)</td>
<td>12 + N</td>
<td>Moderate</td>
<td>Tm</td>
</tr>
<tr>
<td>(Aziz and Pham, 2012)</td>
<td>5/3</td>
<td>F</td>
<td>2 A, 3 R, 1 SR, 5 Mul</td>
<td>2+N</td>
<td>Simple</td>
<td>2Ta</td>
</tr>
</tbody>
</table>

Daub: Daubechies, F: Forward, I: Inverse, Mul: Multiplier, A: Adder, S: Subtractor, R: Register, Mux: Multiplexer, Tm: Adder time delay, Ta: Subtractor Time Delay – Tm, Tm: Multiplier time delay

Fig. 5: Test bench simulation for the proposed IHLWT processor

device, respectively. Figure 6 shows the model that was used in the tests. The model consists of one bit counter free running which used as external clock. The input samples (X1 and X2) are either entered from row selector which forward two samples each clock cycle, or from workspace memory of IHLWT coefficients depending the operating mode. The selection of the input buses has been achieved by manual switches as shown in Fig. 6. The core on chip has been tested by using audio signals as input in both real time recording and signal from Matlab work-space. Various sampling frequencies of audio signal are used in tests (8, 16 and 44.1 kHz). Figure 7 shows a sample of the tests (5 sec audio signal with 8 kHz sampling frequency) in forward mode. All results were identical 100% with the Matlab software program of the IHLWT Core.

Comparison with some of the related works: Table 5 shows a comparison between the proposed design and some of that of the literatures. In the table, comparisons for the most important factors in the hardware design such as the required components for the processor, processing speed, DWT design mode, control complexity and critical path delay. The table shows superior of the proposed design over the others in most features.
Fig. 6: Implementation model of the proposed IHLWT core on SP601 FPGA board via real time FIL tool

Fig. 7(a-c): Sample test from the excremental results of DWT audio decomposition on FPGA board, (a) Original signal, (b) Smooth coefficients and (c) Details coefficients

CONCLUSION

Low hardware area and high speed IHLWT architecture has been presented. Very simple circuit, requiring only one adder and subtractor with two simple proposed shifters, is used for both forward and inverse transformations. The proposed shifter circuit is only represented by a simple wiring circuit. It is used to
compute floor and multiplication operation in a one simple step. The overall design is very simple and generic. It can be effortlessly configured to process one dimension signal for various signal lengths. The proposed design has been successfully synthesized for various Xilinx FPGA devices. The results of synthesis show that the design has very high operating frequency and low number of CLB slices for various FPGA devices. Furthermore, the power analysis of the proposed architecture show that the design has very low power consumption for different Xilinx devices. The IHLWT core has been successfully implemented on a Xilinx Spartan6-SP601 Evaluation Platform Board. Many real time audio recording tests have been performed for the on-chip device to process in both forward and inverse modes. All the results obtained have been identical when compared to the Matlab software results.

REFERENCES


