A Dual Band Concurrent Low Noise Amplifier for Bluetooth and WLAN Applications

Hossein Hadadian, Esmail Nagafi Aghdam and Javad Abbasszadeh
Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University, Ahvaz, Iran
Microelectronic Research Lab., Sahand University of Technology, Tabriz, Iran
Department of Electronic Engineering, Urmia Branch, Islamic Azad University, Urmia, Iran

Abstract: A fully integrated concurrent dual-band Low Noise Amplifier (LNA) is introduced and simulated in 0.18 μm CMOS technology. The LNA is able to simultaneous operate at two different frequency bands (2.4 and 5.8 GHz) which may use in Bluetooth and WLAN applications. The architecture uses a concurrent cascode LNA with capacitive positive feedback for improving the power gain and provides simultaneous narrow band matching at the both frequencies. The LNA provides very good power gain and matching at both frequencies. Measured results show input return losses of 15.8 and -16.17 dB, output matching of 32.5 and -13.47 dB, power gain is about 19.55 and 15.5 dB and its noise figure is about 1.12 and 1.7 dB at 2.4 and 5.8 GHz, respectively. The circuit delivers 4.09 mA of current from 1.8 V power supply.

Key words: LNA, noise figure, input matching, output matching, CMOS technology

INTRODUCTION

With the recent proliferation of wireless transceiver application, there is an extensive effort to develop low cost, highly integrated RF circuit. CMOS has become a competitive technology for radio transceiver implementation due to the technology scaling, higher level of integration ability, lower cost, etc.

The signal delivered by antenna in modern wireless systems can be in the sub-microvolt range underscores the acute need for low noise amplification.

The low noise amplifier is the most important component to compensate the noise figure in a RF, front-end module. The key design parameters of LNA are the high gain, the low noise figure and high linearity. The linearity becomes more and more important in modern digital wireless system because a complex digital modulation where the RF signals usually have high peak-to-average power ratio. Therefore, a highly linear LNA is demanded in a wireless receiver to reduce inter-modulation distortion. The linearity of LNA is described by its input referred 3rd-order intercept point (Kim et al., 2007).

Furthermore, the transfer characteristics of filter inter posted between the antenna and LNA are frequently quite sensitive to the quality of terminations. Also, LNA design involves the trade off between these parameters such as Noise Figure (NF), gain, linearity and power consumption. The goal of LNA design is to achieve simultaneous noise and input matching at any given amount of power dissipation as well as satisfy the linearization conditions. Also, today’s requirements of multiband wireless front-end transceivers need multiband low noise amplifiers. One approach is to design multiband LNA using concurrent techniques. This technique describes a circuit works in several bands simultaneously, like that for WiBro, WLAN and Bluetooth applications.

BASIC CONCEPTS OF LNA

Figure 1 shows a conventional cascode LNA with inductive source degeneration which is widely used as CMOS LNA (Kim et al., 2007).

The input impedance is set by the gate-to-source capacitor so that additional tuning inductor is used to matching it to the source impedance. To provide freedom to both tune the input impedance and minimize the noise figure, one pair of inductor is used. The source degenerated inductor works effectively as a noiseless resistor:

\[ R_i = \omega_c L_s \]  \hspace{1cm} (1)

where, \( \omega_c \) is the cut-off angular frequency and equals:

\[ \omega_c = \frac{1}{\sqrt{C_p}} \]  \hspace{1cm} (2)

The effective transconductance is given by:
When both input and output are impedance matched, the power gain of LNA is given by:

\[ A_p = \left( \frac{\omega_a}{\omega_b} \right)^2 \frac{Q_{in} \omega_a L_0}{R_i} \]  \hspace{1cm} (7)

where, \( L_0 \) is the inductance of the output tank circuit. The gate thermal noise, the channel thermal noise and the induced gate noise are major noise contributors in this circuit. The noise factor of this circuit is given by:

\[ F = 1 + \frac{R_{g,2}}{R_s} + \frac{R_g}{R_s} + \gamma \cdot \frac{g_s}{g_m} \left( \frac{\omega_b}{\omega_a} \right)^2 \]  \hspace{1cm} (8)

Where:

\( R_1 \) and \( R_2 \) = The parasitic resistance of \( L_g \) and gate parasitic resistance, respectively
\( \chi \) = The modification factor of the induced gate noise
\( \gamma \) = A function of bias

Experimental studies have shown that \( g \) may be as high as 2-3 for short channel devices operating in saturation. This value generally increases with increasing drain bias. The increased value of \( g \) over the long channel value of 2/3 is evidently due to hot electrons in the channel.

The other important issue in LNA design is linearity. The non-linearity of the inductive source degenerated LNA is also dominated by its input transconductance \( g_m \). When the input impedance is matched to \( R_s \), the IIP3 is then given by:

\[ \text{IIP}_3 = \frac{1}{Q_{in}^2 R_s} \left( \frac{1}{3} \frac{g_m}{\alpha V_{od}} \right) \left( 1 + \alpha V_{od} \right)^2 \] \hspace{1cm} (9)

where, \( V_{od} \) is the overdrive voltage and \( \alpha \) is given by:

\[ \alpha = \theta + \frac{H_0}{2V_{od} L} \] \hspace{1cm} (10)

Where:

\( \theta \) = A process constant
\( \mu_t \) = The mobility
\( V_{od} \) = Zero
\( L \) = The length of channel

**CIRCUIT DESCRIPTION**

Simultaneous operation at multiple frequency bands in the traditional application of non-concurrent multiband radios may not appear very advantageous. After all for example the mobile phone will be using any one frequency band for his/her voice communication at any given time. However, there are numerous cases where
concurrent multiband operation is highly desirable such as front-ends used for multiple application like WLAN and Bluetooth front-ends. Using concurrency one could realizes both of them on a signal front-end.

The key note in the cascode LNA designing is to optimization the size of transistors. As said in Yongqiang Ding and Ramesh Harjani. Using matching consideration criteria for optimization transconductance of the circuit the optimal size of transistor might expressed as:

$$\omega_{oc} = \frac{1}{3\omega_0 L_0 C_0 R_s}$$  \hspace{1cm} (11)

and then the noise figure of the circuit given by:

$$F = 1 + \frac{2}{3} \frac{\gamma \omega_0}{\alpha \omega_r}$$  \hspace{1cm} (12)

For achieving concurrency characteristics the circuit must uses different matching and tuning networks in the input and output of circuit, respectively.

The general model of a typical LNA is shown in Fig. 2 to achieve simultaneous noise and power matching at the input in multiple band of frequency below conditions must be realized.

$$Z_n Z_s Z_p = 0$$
$$g_m Z_s Z_p = R_m = 50$$  \hspace{1cm} (13)

For all band

A simple network that satisfies these conditions is a parallel LC network in series with an inductor. The parallel LC of $Z_n$ resonator with $Z_p + Z_s$ at both frequency bands of interest.

In order to achieve narrow-band gain at bands of interest, the drain load network should exhibit high impedance only at two frequency bands of interest. This can be done by adding serial LC circuit in parallel with a LC tank.

The additional capacitance also adds between gate and source of the amplifier to reduction noise figure in low power dissipation. This capacitance acts as very simple positive feedback that enhances the power gain (Nguyen et al., 2004).

Another capacitor is added between drain and source of the cascode transistor to improve the power gain with another positive feedback. This phenomenon can be understood by another point of view as the form of oscillator (Razavi, 1998, 1999). The effect of the positive feedback will increase maximum available gain of the cascode amplifier at high frequencies.

These additional capacitance dissipated no more DC power and contributed no more noise. This technique is first introduced in Chan. But stability considerations limit the feedback value. The overall circuit schematic is shown in Fig. 3.

![Fig. 2: General model of a typical LNA for simultaneous noise and power matching at the input](image1)

![Fig. 3: The proposed LNA](image2)
Table 1: Comparison of different CMOS LNA design

<table>
<thead>
<tr>
<th>Years</th>
<th>Frequency (GHz)</th>
<th>S12 (dB)</th>
<th>S11 (dB)</th>
<th>S21 (dB)</th>
<th>Noise figure (dB)</th>
<th>Power dissipation (mW)</th>
<th>Process (µm)</th>
<th>References</th>
</tr>
</thead>
<tbody>
<tr>
<td>2008</td>
<td>2.40</td>
<td>-32.5</td>
<td>-15.8</td>
<td>19.5</td>
<td>1.12</td>
<td>7.36</td>
<td>0.18</td>
<td>This research</td>
</tr>
<tr>
<td></td>
<td>5.80</td>
<td>-13.47</td>
<td>-16.17</td>
<td>15.5</td>
<td>1.70</td>
<td>10.00</td>
<td>0.35</td>
<td>Hashemi and Hajimiri</td>
</tr>
<tr>
<td>2007</td>
<td>5.80</td>
<td>NA</td>
<td>-15</td>
<td>15.5</td>
<td>4.50</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2004</td>
<td>2.35</td>
<td>NA</td>
<td>NA</td>
<td>13.2</td>
<td>1.30</td>
<td>8.55</td>
<td>0.13</td>
<td>Kim et al. (2007)</td>
</tr>
<tr>
<td>2004</td>
<td>0.90</td>
<td>NA</td>
<td>-18</td>
<td>12.0</td>
<td>1.35</td>
<td>2.00</td>
<td>0.25</td>
<td>Nguyen et al. (2004)</td>
</tr>
<tr>
<td>2004</td>
<td>5.25</td>
<td>NA</td>
<td>NA</td>
<td>20.0</td>
<td>1.50</td>
<td>7.50</td>
<td>0.18</td>
<td>Nguyen</td>
</tr>
</tbody>
</table>

Fig. 4: Input return losses S11

Fig. 5: Output return losses S22

Fig. 6: Power gain S21

circuit delivered 4.09 mA from 1.8 V power supply. Compares some of low noise amplifier (Table 1).

**CONCLUSION**

A dual band concurrent low noise amplifier for Bluetooth WLAN application is designed and simulation in 0.18 µm standard CMOS technology. This structure uses capacitive feedback to improve the power gain. Simulation results show the very low noise figure and good input and output matching characteristics for this circuit both frequency bands of interest. Proposed LNA consumed 7.36 mW of power.

**REFERENCES**


