http://ansinet.com/itj



ISSN 1812-5638

INFORMATION TECHNOLOGY JOURNAL



Asian Network for Scientific Information 308 Lasani Town, Sargodha Road, Faisalabad - Pakistan

An Isolated Bridgeless Power Factor Correction Rectifier Based on SEPIC Topology

Dianli Hou, Qingfan Zhang and Xiao Liu School of Control Science and Engineering, Shandong University, Jinan 250061, China

Abstract: The conventional Power Factor Correction (PFC) rectifier based on BOOST topology is used only for the step-up output and has more conduction loss because of its dependency on the line power rectifier bridge. Present study has proposed a novel PFC rectifier based on Single-ended Primary Inductance Converter (SEPIC) and it presents the following desirable characteristics: (1) it works as an automatic voltage follower and theoretical power factor is unity; (2) no rectifier bridge results in less conduction loss and (3) the galvanic isolation and the current continuum bring the Electromagnetic-interface (EMI) low. Present study analyzes the operation of the propose rectifier working in Discontinuous Mode (DCM) in detail, the equations for the characteristic analysis and design are derived, as well as the large-signal model is given. The simulation results are presented to demonstrate the feasibility of the proposed technique.

Key words: Bridgeless rectifier, power factor correction (PFC), single-ended primary inductance converter (SEPIC), discontinuous mode (DCM)

INTRODUCTION

Both BOOST and BUCK topologies can be used as PFC rectifier and Yang et al. (2010) presents a detailed performance comparison between boost and buck type PFC. BOOST type PFC presents better current continuum and so it is used as PFC rectifier widely, however, the circuit decides that the output voltage must be higher than the input voltage which confines its use to high voltage applications or a DC/DC converter should be followed after PFC converter for low output voltage applications. Thus, recently many papers present research about SEPIC and CUK type PFC rectifiers because that their output can be not only step-up but also step-down, De Vicuna et al. (1989), Wong and Man (2010) and Simonetti et al. (1997) make a deep research about SEPIC and CUK topology. Except that, as PFC rectifier they also have such desirable characteristics: restraining the inrush current when starting, less ripple in the input current, low EMI and so on (Ismail, 2009).

The conventional PFC rectifier is shown as Fig. 1a and it is made up of rectifier bridge and DC-DC converter. It brings more loss because of more semiconductors in the flow of current, so bridgeless PFC rectifier is studied. Dual converters are mostly utilized as the bridgeless solution and work by turns as the input voltage alters between the positive voltage and the negative voltage. The dual BOOST topology is the most often used at present and Huber *et al.* (2008) presents a detail analysis and a comparison of various bridgeless rectifiers based on the BOOST topology which are shown in Fig. 1b-f. The

MOSFET S₁ and the MOSFET S₂ conduct alternatively as the input voltage pole alters and at last positive voltage outputs. However, the circuit shown in the Fig. 1b presents high EMI performance because of floating of the input voltage. The EMI performance gets improved with two extra diodes and an extra inductor but it brings more loss. As shown in the Fig. 1c, the circuit gets low EMI by integrating the low recovery diodes and the fast recovery diodes and at the same time the same control signal can be used for the two MOSFETs to simply the control circuit. The circuit shown in the Fig. 1e works only in DCM or Critical Current Mode (CRM). The circuit shown in the Fig. 1f is used rarely because of the complexity of the circuit. However, all the circuit mentioned above get better performances than the conventional rectifier shown in the Fig. 1a but they cannot get rid of the limitation of the BOOST topology.

As SEPIC type PFC rectifier has many good performances, Ismail (2009), Sahid and Yatim (2011) and Sahid and Yatim (2010) present a deep research about bridgeless PFC rectifier integrated by dual SEPIC topologies. Ismail (2009) proposes a circuit as shown in the Fig. 2a and the components L_1 , Q_1 , D_{q2} , C_1 , L_2 , D_{01} and C_{01} compose a SEPIC circuit during the positive input, as well as the components L_1 , Q_2 , D_{q1} , C_2 , L_3 , D_{02} and C_{02} compose a SEPIC circuit during the negative input. The voltage drop between the voltage of C_{01} and C_{02} gives the output voltage and the capacitors C_{01} and C_{02} are charged only in a half line period and discharged in another half line period, so it needs a bulk capacitor to reduce output voltage fluctuation.




Fig. 1(a-f): Boost type PFC rectifier




Fig. 2(a-b): Briggeless PFC rectifier based on SEPIC

Sahid and Yatim (2011) proposes a circuit as shown in the Fig. 2b and the components L_1 , S_1 , D_{S2} , C_{b1} , L_2 , D_{O1} and C_O compose a SEPIC circuit during the positive input, as well as the components L_1 , S_2 , D_{S1} , C_{b2} , L_3 , D_{O2} and C_O compose a SEPIC circuit during the negative input. The voltage of the capacitor CO gives the output voltage and such circuit can use less bulk capacitor but will produce high EMI. The literature (Sahid and Yatim, 2010) proposes an isolated bridgeless PFC circuit based on Fig. 2b.

Present study proposed a new bridgeless PFC rectifier based on the SEPIC topology, shown as the Fig. 3 and except that all the desirable performance of the bridgeless SEPIC PFC rectifier, this circuit has also such desirable characteristics: (1) less component compared with the circuits proposed in the literatures (Ismail, 2009; Sahid and Yatim, 2011, 2010);(2) lower EMI compared with the circuits proposed in the literatures (Sahid and Yatim, 2011, 2010) and (3) galvanic isolation between the input and the output.




Fig. 3: The proposed bridgeless rectifier

Operating principles of the proposed rectifier: The proposed PFC rectifier is shown as Fig. 3. The theoretical analysis of the rectifier is made during one switching period in a positive half-period of the input voltage under the flowing assumptions:

- All the components are ideal that the efficiency is 100%
- The input voltage is considered constant during one switching period because the switching frequency is much higher than the ac line frequency




Fig. 4(a-b): Operation of the proposed circuit

- All the capacitors are big enough such that switching ripples can be negligible
- The turns ratio of the transformer, n< V_O/V_P, V_P is the peak value of the input voltage, so that the diode switch off during the MOSFET conducts

As shown in the Fig. 4a, during positive ac line cycle the MOSFET and diode, Q_1 - D_{q2} conduct and the diode D_{O2} switches off. As shown in the Fig. 4b, during negative ac line cycle the MOSFET and diode, Q_2 - D_{q1} , conduct and the diode D_{O1} switches off. Because the MOSFETs Q_1 and Q_2 are in series with different direction, the MOSFETs can be driven with the same signal and only one works. The proposed circuit operates in DCM which means that during one switching period there three stages:

• Stage 1[0-dT_s]

This stage is the time, ton, when the MOSFET conducts. Before that the MOSFET and the diode all switch off and the inductor L₁, the capacitor C₁, the primary inductor Lp of the transformer T₁ and the input source vac compose a current loop and the current is the freewheeling current, i_{fw} . The capacitor C_{o} is discharged by the load resistor. Assuming that the MOSFET switches on at the time zero, now the operation of the proposed circuit is shown as Fig. 5a. The diodes at secondary side of the transformer switch off and the primary winding presents a pure inductor, Lp. Thus, such circuit works with three current loops: the input source and the capacitor, C1, charge inductors, L1 and Lp, separately and the capacitor is discharged by the load continuously. The currents flow through the inductors as shown in the Fig. 6 during the ton. The inductor currents are defined as:

$$i_{L1} = i_{fw} + \frac{v_{ac}}{L_1}t$$
 (1)

$$i_{L_p} = -i_{f_W} + \frac{v_{ac}}{L_p} t \tag{2} \label{eq:Lp}$$




Fig. 5(a-c): Operation of the proposed circuit in the stage 1




Fig. 6: The currentwaveform

The MOSFET current is defined as:

$$i_{Q} = i_{L1} + i_{Lp} = \frac{v_{ac}}{L_{p}}t + \frac{v_{ac}}{L_{1}}t = \frac{v_{ac}t}{L_{eq}} \tag{3}$$

where:

$$L_{eq} = \frac{L_1 \times L_p}{L_1 + L_p}$$

Stage 2[t_{don}]

This stage is the time, t_{don} , when the second side diode conducts and the MOSFET switches off. The operation is shown as Fig. 5b. Now the inductor currents begin to decrease as shown in the Fig. 6 during the time, t_{don} . The power stored in the inductors is transferred to the capacitor CO and load through the transformer and the diode, DO1, thus, the current through the DO1 is the sum of the currents coupled with the inductor power. The inductor currents are defined as:

$$i_{\text{L1}} = -i_{\text{Lp}} = i_{\text{fw}} + \frac{v_{\text{ac}}}{L_{\text{1}}} dT_{\text{S}} - \frac{V_{\text{O}}}{nL_{\text{1}}} t \tag{4}$$

The current produced by the power stored by the primary inductor current, Lp, during the time, t_{on} , is defined as:

$$i'_{D} = -\frac{1}{n}i_{fw} + \frac{v_{ac}}{nL_{p}}dT_{S} - \frac{V_{O}}{n^{2}L_{p}}t \tag{5}$$

So the diode current:

$$i_{_{D}} = i'_{_{D}} + \frac{i_{_{L1}}}{n} = \frac{v_{_{ac}}}{nL_{_{eq}}} dT_{_{S}} - \frac{V_{_{O}}}{n^{2}L_{_{eq}}} t$$
 (6)

The diode current decreases and it reaches 0 when this stage finishes. So substituting Eq. 6 into $i_D = 0$ gives:

$$t_{\text{don}} = \frac{nv_{\text{ac}}}{V_{\text{O}}} dT_{\text{S}} \tag{7}$$

Stage 3[t_{off}]

The MOSFET and the diode all switch off and the inductor L_1 , the capacitor C_1 , the primary inductor L_2 of the transformer T_1 and the input source v_{ac} compose a current loop and the current is the freewheeling current, i_{fw} . The capacitor C_0 is discharged by the load resistor. This stage lasts:

$$t_{\rm off} = T_{\rm s} - dT_{\rm s} - t_{\rm don} \tag{8}$$

ANALYSIS AND MODELING OF THE PROPOSE RECTIFIER

The average current of the diode during a switching period: According to Eq. 6 and 7, the average current of diode is given in a switching period:

$$I_{\text{do,avg}} = \frac{1}{2} \frac{v_{\text{ac}}}{n L_{\text{eq}}} dT_{\text{S}} \frac{n v_{\text{ac}}}{V_{\text{O}}} dT_{\text{S}} \frac{1}{T_{\text{S}}} = \frac{v_{\text{ac}}^2}{2 L_{\text{eq}} V_{\text{O}}} d^2 T_{\text{S}}$$
 (9)

The average input current during a switching period:

The average input current is that flowing through the inductor L1 during a switching period. According to the Eq. 1, 4 and 7, the average input current is given:

$$\begin{split} &I_{ir_{\text{a}}\text{avg}} = I_{L1,\text{avg}} = i_{\text{fw}} + \frac{1}{2} \underbrace{\frac{v_{\text{ac}}}{L_{1}}} dT_{\text{S}} \\ & \cdot \left(dT_{\text{S}} + \frac{nv_{\text{ac}}}{V_{\text{O}}} dT_{\text{S}} \right) \underbrace{\frac{1}{T_{\text{S}}}} = i_{\text{fw}} + \frac{1}{2} \left(1 + \frac{nv_{\text{ac}}}{V_{\text{O}}} \right) \underbrace{\frac{v_{\text{ac}}}{L_{1}}} d^{2}T_{\text{S}} \end{split} \tag{10}$$

The output power equals to the input power under the assumption of the ideal components which means that

$$\mathbf{v}_{ac} \cdot \mathbf{I}_{in.\,avg} = \mathbf{V}_{O} \cdot \mathbf{I}_{do.\,avg} \tag{11}$$

Substituting Eq. 9 and 10 into Eq. 11, the freewheeling current is given:

$$i_{\text{fw}} = \frac{v_{\text{ac}}}{2L_{\text{p}}} d^{2}T_{\text{S}} - \frac{1}{2} \frac{nv_{\text{ac}}^{2}}{L_{\text{I}}V_{\text{O}}} d^{2}T_{\text{S}}$$
 (12)

Substituting Eq. 12 into Eq. 10:

$$I_{in,avg} = I_{L1,avg} = \frac{d^2 T_{S}}{2 L_{eq}} v_{ac} \tag{13} \label{eq:13}$$

The input resistance is given:

$$R_{\rm eq} = \frac{2L_{\rm eq}}{d^2T_{\rm S}} \tag{14}$$

It is shown that the input current follows the input voltage automatically in the proposed circuit from the Eq. 13 and the power factor is unity in the theory.

The voltage conversion ratio: The Eq. 9 can be derived as the following:

$$I_{\text{\tiny do,avg}} = \frac{V_{\text{\tiny se}}^2}{2L_{\text{\tiny eq}}V_{\text{\tiny O}}} d^2T_{\!_{S}} = \frac{V_{p}^2d^2T_{\!_{S}}}{2L_{\text{\tiny eq}}V_{\text{\tiny O}}} sin^2(\omega t) = \frac{V_{p}^2d^2T_{\!_{S}}}{4L_{\text{\tiny eq}}V_{\text{\tiny O}}} - \frac{V_{p}^2d^2T_{\!_{S}}}{4L_{\text{\tiny eq}}V_{\text{\tiny O}}} cos~(2\omega t) \label{eq:Ideal}$$

where $v_{ac} = V_p \sin \omega t$, ω is the angular frequency of input voltage.

From the Eq. 15 the DC value and the AC value of the diode current are given:

$$I_{\text{dode}} = \frac{V_p^2 d^2 T_s}{4 L_{\text{eq}} V_O} \tag{16}$$

$$I_{\text{\tiny doac}} = -\frac{V_{\text{\tiny p}}^2 d^2 T_{\text{\tiny S}}}{4 L_{\text{\tiny so}} V_{\text{\tiny O}}} cos(2\omega t)) \tag{17} \label{eq:I_doac}$$

Because of the integral of the capacitor C_0 , the power transferred to the load is produced by the DC value of the diode current. So:

$$I_{\text{dodc}} = \frac{V_{\text{p}}^{2} d^{2} T_{\text{S}}}{4 L_{\text{eq}} V_{\text{O}}} = \frac{V_{\text{O}}}{R_{\text{load}}}$$
 (18)

From Eq. 14 and 18, we can get:

$$M = \frac{V_o}{V_p} = \sqrt{\frac{d^2 T_s R_{load}}{4 L_{eq}}} = \sqrt{\frac{R_{load}}{2 R_{eq}}}$$
 (19)

$$d = \sqrt{\frac{4L_{\rm eq}M^2}{T_{\rm S}R_{\rm load}}} = 2M\sqrt{\frac{L_{\rm eq}}{T_{\rm S}R_{\rm load}}} \eqno(20)$$

$$L_{eq} = \frac{d^2 R_{load}}{4 f M^2} \tag{21}$$

Boundary between DCM AND CCM: Figure 7 shows that the boundary of DCM and CCM is that t_{off} reaches zero, so if the proposed circuit works in DCM the following equation should be satisfied:

$$dT_s + t_{don} = dT_s + \frac{nv_{ac}}{V_O} dT_S < T_S \Rightarrow d < \frac{M}{M + n \sin \omega t}$$
 (22)




Fig. 7: Large-single model of the proposed circuit

Thus, if the proposed circuit works in DCM all the time the following equation should be satisfied:

$$d < \frac{M}{M+n} \tag{23}$$

Large-signal model: According to the Eq. 9, 10, 14-16 and 17, the large-signal model of the proposed circuit can be got (Ismail, 2009). It is shown as Fig. 6.

DESIGN PROCEDURE AND SIMULATION

According to the specification, a simplified design procedure is presented in this section. Suppose that the specifications of the power stage are given in the Table 1.

From aforementioned equation and assumption that the efficiency is 100%, the critical components are calculated as following.

The voltage conversion ratio M is:

$$M = \frac{V_o}{V_p} = \frac{200}{\sqrt{2220}} = 0.645$$

According to:

$$n < \frac{V_0}{V_p}$$
,

turns ratio of the transformer is chosen: 1:n = 2:1;

The resistance of the load is:

$$R_{load} = \frac{V_0^2}{P} = \frac{200^2}{120} = 333\Omega$$

According to the Eq. 23:

$$d < \frac{M}{M+n} = \frac{0.645}{0.645 + 0.5} = 0.56$$

To assure DCM operation, the following value is chosen: d = 0.5;

According to the Eq. 21:

$$L_{eq} = \frac{0.5^2 \times 333}{4 \times 10^5 \times 0.645^2} = 500 \text{uH}$$

Table 1: The specification of the power circuit

	Input			Maximum		Output
Input	voltage	Output	Output	input	Switching	voltage
voltage	frequency	voltage	power	current ripple	frequency	ripple
220V _{rms}	50Hz	200V _{dc}	120W	20% of I _{in ave}	100KHz	±1% of V ₀




Fig. 8(a-d): Simulation result

Input current ripple:

$$\Delta i_{_{L1}} = 20\% \times \frac{V_{_{P}}}{R_{_{eq}}} = 20\% \times \frac{V_{_{P}}d^2T_{_{S}}}{2L_{_{eq}}} = 0.2 \times \frac{311 \times 0.5^2 \times 10^{-5}}{2 \times 0.5 \times 10^{-3}} = 0.16A$$

According to the Eq. 1:

$$L_{1} = \frac{V_{p}}{\Delta i_{1.1}} dT_{S} = \frac{220\sqrt{2}}{0.16} \times 0.5 \times 10^{-5} = 9.75 \text{mH}$$

Thus:

$$L_p = \frac{L_1 \cdot L_{eq}}{L_1 - L_{eq}} = \frac{9.72 \times 0.5}{9.72 - 0.5} = 527uH$$

A low-frequency oscillation will occur if the capacitance of the coupling capacitor C_1 is too large. Otherwise, the voltage of the capacitor cannot follow the input voltage (Simonetti *et al.*, 1997). Thus, through simulation, the capacitor C_1 is chosen to be 1 μF .

Figure 8 presents the simulation results. Figure 8a shows the waveforms of the input voltage and the input current and by the waveforms it is verified that the input current follows the input voltage automatically and the input current has good continuous performance when the proposed circuit works in DCM. Figure 8b shows the waveforms of the inductors L1 and Lp, and it can be seen

that the input current ripples are less than 0.16A. Figure 8c shows the waveforms of output voltage and it is seen that there are voltage fluctuation with the 100~Hz frequency because of the limitation of the practical capacitor C_{o} . As shown in Fig. 8d, the waveforms of the voltage of the coupling capacitor C_{1} shows that it nearly follows the input voltage.

CONCLUSION

This study proposes an isolated bridgeless PFC rectifier based on the SEPIC topology and it has the simpleness and isolation performance compared with conventional bridgeless SEPIC type PFC circuits. A detail analysis is given and the theoretical analysis is verified through simulation. The analysis and simulation results illuminate that the proposed circuit is a perfect PFC rectifier with the desirable characters that input current naturally follows the input voltage and the theoretical power factor is one.

ACKNOWLEDGMENT

Present study was financially supported by Graduate Independent Innovation Foundation of Shandong University (GIIFSDU), No. yzc10125.

REFERENCES

- De Vicuna, L.G., F. Guinjoan, J. Majo and L. Martinez, 1989. Discontinuous conduction mode in the SEPIC converter. Proceedings of the Electrotechnical Conference, 1989 on Integrating Research, Industry and Education in Energy and Communication Engineering, Apr. 11-13, Lisbon, Portugal, pp. 38-42.
- Huber, L., J. Yungtaek and M.M. Jovanovic, 2008. Performance evaluation of bridgeless PFC boost rectifiers. IEEE Trans. Power Electron., 23: 1381-1390.
- Ismail, E.H., 2009. Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses. IEEE Trans. Ind. Electron., 56: 1147-1157.
- Sahid, M.R. and A.H.M. Yatim, 2010. An isolated bridgeless AC-DC converter with high power factor. Proceedings of the IEEE International Conference on Power and Energy, Nov. 29-Dec. 1, Kuala Lunipur, pp: 791-796.

- Sahid, M.R. and A.H.M. Yatim, 2011. Modeling and simulation of a new Bridgeless SEPIC power factor correction circuit. Simulat. Model. Pract. Theory, 19: 599-611.
- Simonetti, D.S.L., J. Sebastian and J. Uceda, 1997. The discontinuous conduction mode Sepic and Cuk power factor preregulators: Analysis and design. IEEE Trans. Ind. Electron., 44: 630-637.
- Wong, L.K. and T.K. Man, 2010. Small signal modelling of open-loop SEPIC converters. IET Power Electron., 3: 858-868.
- Yang, J., J. Zhang, X. Wu, Z. Qian and M. Xu, 2010. Performance comparison between buck and boost CRM PFC converter. Proceedings of the IEEE 12th Workshop on Control and Modeling for Power Electronics, June 28-30, Boulder, CO, pp. 1-5.