

<http://ansinet.com/itj>

ITJ

ISSN 1812-5638

INFORMATION TECHNOLOGY JOURNAL

ANSI*net*

Asian Network for Scientific Information
308 Lasani Town, Sargodha Road, Faisalabad - Pakistan

Design of MVBC Frame Transceiver Based on VHDL

^{1,2}Ding Qing-Feng, ²Zuo Li-Xia, ³Wu Peng and ¹Zheng Guo-Xin

¹Key Laboratory of Specialty Fiber Optics and Optical Access Networks,
Shanghai University, Shanghai, China

²School of Electrical and Electronic Engineering, East China Jiaotong University, Nanchang, China

³JiangXi Electric Power Design Institute, Nanchang, China

Abstract: A novel frame transceiver design of Multifunction Vehicle Bus Controller (MVBC) based on VHDL is proposed in this paper. On the basis of analyzing the MVB communication mechanisms and characteristics, the algorithm of the MVBC frame transceiver core functions has been described by the VHDL, such as Manchester encoder and decoder (CODEC), Cyclic Redundancy Check (CRC) and so on. Then, the transmitter module and receiver module have been designed. At last, the design of the transmitting and receiving of MVB master frame and slave frame have been implemented on FPGA and the results of the messages transmission and the transfer of sovereignty are lastly shown in this study.

Key words: MVBC, VHDL, CRC, Manchester CODEC

INTRODUCTION

The distributed control based MVB is a recommended program for IEC61375-1(1999) (Train Communication Network International Standard, TCN). The train communication bus including MVB and Wired Train Bus (WTB) has the characteristics of strong real-time and high reliability (Huang *et al.*, 2008). MVBC is a key component of realizing the MVB bus network functions, which is responsible for accessing the MVB bus, offering the communication interface with the microprocessor and realizing data transmission (Huang *et al.*, 2006).

The MVBC frame transceiver is responsible for the data communication between the bus and the MVBC, which includes the encoding/decoding module, CRC check module and the control module of the transmission reception. The dedicated chip MVBC is currently for achieving MVB transceiver. But with the development of the system-on-chip technology, modern electronic design tends to be high level of integration. Therefore most of similar interface chips have been alternated by the soft core of the ASIC (Application Specific Integrated Circuit) (Hou *et al.*, 2006). This design of MVB frame transceiver module based on VHDL will be as a soft-core of the MVBC.

MVBC

The processing of frame receiving and sending is completed by utilizing MVBC on the data link layer and relying to send and receive electrical signals with electrical characteristics on the physical layer. While the MVBC offers a variable interface of the process data and the message data on the network layer, whose interface utilizes the communication memory (TM). Fig. 1 is the block diagram of MVBC internal structure in this project, including the Manchester encoding and decoding module, the transmission/reception buffer configuration register, the TM and the Main Control Unit (MCU).

MVBC is connected with MVB via a dual redundant provided by the physical layer and receives CPU access control in order to get and send device in MVB. At the same time, the management of MVB is completed by accessing the monitored data.

When the data is transmitted, MCU reads frame data from the TM and writes to the transmission buffer. Then, the data is read out by the encoder to encode and check and then sent to the MVB bus. When the data is received, the decoder is responsible for completion of the decoding of the input frame and verifying its validity and then the data is stored in the corresponding communication memory, thereby which has been completed the process of receiving data. In addition, according to the

Corresponding Author: Ding Qing-Feng, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China, School of Electrical and Electronic Engineering, East China Jiaotong University, Nanchang, China




Fig. 1: Structure diagram of MVBC




Fig. 2: Diagram of Manchester's coding




Fig. 3: Simulation waveform of Manchester's coding

configuration, the MVBC can achieve the master bus and the slave bus to bring about the data processing of the data link layer and the transport layer and interact with the upper-layer software by communication memory.

FRAME TRANSCEIVER DESIGN

The frame transceiver of MVBC is mainly responsible for the transmitting and receiving of the frame, including Manchester encoding/decoding, CRC generation and checking, construction and identification of different types of frames and the code wrong identification and conflict detection. Among those modules, Manchester encoding and decoding and the CRC check are the most important algorithms.

Manchester encoding/decoding: The Manchester encoding unit is responsible for encoding the main frame data and the slave frame data, whose structure is shown in Fig. 2 (Fu *et al.*, 2007; Xin, 2009).

The data first combines the serial data and clk_16div by utilizing XOR operator. The serial data is generated by the data serial-to-parallel conversion unit, CRC generating unit and the frame delimiter unit and the multiplexer. The clk_16div is divided-by-16 clock of 1.5MHZ by utilizing XOR operator. Then the data passes a first-order register

on the rising edge of the system clock of 24MHZ and then outputs the encoded data. Although it will be a clock cycle late than the serial input data after the above process, the output encoded data is ensured a stable output signal.

In Manchester coding (Cai and Zhu, 2005; Zhao *et al.*, 2003), a hop changes in the middle of every bit, which is as both the clock signal and the data signal. From high to low jump indicates "1", from low to high transition represents "0". The code type has the advantages of rich timing information and no DC component, which is especially suitable for fast switching of multi-channel data. Figure 3 shows the Manchester encoding waveform using Quartus II.

Due to the header, the end of the frame is not Manchester encoding, the traditional Manchester codec can not complete the work. The design method by combining with the specific state codec of the transceiver state machine will solve this problem (Hou *et al.*, 2006; Jiang *et al.*, 2008).

For decoding module, the synchronous detection is the key. The decoding cycle will not start before the synchronization information has been detected. Manchester decoding is implemented with FPGA by the use of edge judgment: rising edge is 0, falling edge is 1.

As has been described, MVB link layer data is based on the frame as the basic unit. A data includes the frame header, data and end of the frame. The frame is divided into the main frame and the slave frame. The frame header uses a different encoding and the end of frame is the 0.75BT+125 ns low level. The data encoding is done using Manchester encoding. The decoder detects line start bit to determine the correct header data and then converts the followed Manchester encoded data into its normal logic data, which will be sent to the control logic.

Manchester encoded input will eliminate the metastable state after three registers synchronization. If the falling edge arose on the bus after the idle state, it will be considered the start bit of the frame. The 16-bit counter will be enabled to count when the high level arises on the bus. Manchester encoding in each bit cycle is divided




Fig. 4: Diagram of CRC

into 16 parts. The sampling value obtained at sampling data 1 is the original data before Manchester encoding and the sampling value obtained at sampling data 2 is used to test frame header and frame tail. The principle of the bus conflict detection is that with half a bit-cycle of Manchester encoding on the bus the level should be the same and the level of first half bit-cycle should be different from the level of the another half bit-cycle, otherwise it is considered wrong code.

Data check: In TCN agreement, the data needs to be checked by CRC check and even-odd check. In the international standard, according to the type of the generating polynomial $g(x)$, CRC can be divided into several standards (Hou *et al.*, 2006). In this paper, the calculation formula of 7-bit CRC follows the provisions of the IEC 60870-5 format class FT2, which will be calculated according to the following generator polynomial: $g(x) = x^7 + x^6 + x^5 + x^2 + 1$. The data expression divided by generator polynomial makes CRC check code. CRC check is divided into two kinds of serial and parallel. Serial CRC check is simple but takes a long time. The algorithm complexity of parallel CRC check is high, which is only suitable for long bit check. As the frame length of the MVB data is constantly changing and the length of the frame data is short, the serial CRC check will be used in this study.

The generation circuit of CRC check code uses a linear feedback shift register, which is the circuit of the universal serial CRC algorithm. As shown in Fig. 4. Each of the D flip-flop saves a symbol data (Zhao *et al.*, 2003; Zhang *et al.*, 2007).

In Fig. 4, the register is connected via an exclusive OR gate. The gate is used to control the input of the information code. When the door is opened, the information symbols input. When all of the information symbols have been finished entered, the door is closed and prohibits any symbols input, the parity bit of the 7-bit symbols stored in the register 7 is obtained.

Secondly, 7 bit CRC will be checked by even parity. According to the principle of even parity, the parity bit a_0 is calculated as: $a_0 = a_1 \oplus a_2 \oplus a_3 \oplus a_4 \oplus a_5 \oplus a_6 \oplus a_7$, $a_1 - a_7$ is

7-bit CRC code. The a_0 follows the CRC code is to constitute 8-bit check sequence. Finally, the final check sequence is obtained by reversing all 8-bit check sequence.

The design and implementation of the bus interface module:

The bus interface includes the transmission module and the reception module. The sending module under the control of the main control unit is responsible for Manchester encoding of the main frame and the slave frame, packaging, generating the corresponding parity sequence and transmitting. Sending module includes the transmission control unit, the unit of frame delimiter, the parallel-serial conversion unit, CRC generation unit, the First-In First-out (FIFO) unit, the multiplexer selector unit and the Manchester encoding unit. The realization of entire module is done through the state machine and its internal structure as shown in Fig. 5 (Xin, 2009).

In addition to the CRC generation unit and Manchester encoding unit, bit control module is the core of the entire send module. It will be the IDLE state when the system is reset or the previous one has been finished sending and be waiting for transmitting enable signal. Then after the starting delimiter has been sent, the counter starts to count and send module starts to send data. The word count the variable of word_counter add 1 every sending 16-bit data. The check sequence calculated by check sequence generation unit is sent to the Manchester encoding unit. Judge should transmit a frame of words variable word_counter is the value for equality. It will access to the termination delimiter generate status if the number of the frame data to be sent equals the variable of word_counter, or continue to transmit data, until the data has been sent. This design uses a finite state machine to achieve a transmission control unit and the conversation between states is shown in Fig. 6 (Wei, 2010).

The four states of HD_JUMP, DATA_JUMP, CS_JUMP and ED_JUMP indicate transitional states. IDLE state is idle waiting. HD_SEND, DATA_SEND, CS_SEND, ED_SEND identify send state of the start delimiter, data, CRC checksum and the end delimiter.




Fig. 5: Structure chart of send module




Fig. 6: State transition diagram of encode control unit

MVB bus uses redundant media, so the redundant MVBC receiver module is needed to complete reception of the frame. The functions of receiver module include the following: the determination completion of the frame data start bit, data sampling, data decoding and data shift function, determinant the type of frame data and extracting from the frame data stored in the receive buffer. The design circuit of the receiver module is shown in Fig. 7.

The decoder receives the frame at the same time the decoder tells some information to the line control module, such as whether the frame has been received, what is frame type, whether reception has been completed, or the result is right or wrong. The module will report the above mentioned information and the reception buffer to the upper layer module for packets analysis. The control

module verify the properties of the frame from the reception state: the validity of the frame, the frame type, the frame length and the correctness of the data by verified from the read-out data (Xin, 2009). The reception control unit is the core of the receiving module, whose implementation uses the finite state machine to complete the flow chart shown in Fig. 8 (Wei, 2010).

HD_REC, DATA_REC, CS_REC, ED_REC identify the receiving state of start delimiter, data, parity bit and end delimiter.

BOARD-LEVEL TESTING

In the project two net-interfaces to be verified connecting to bus will be test, as shown in Fig. 9. The results of the validation are mainly to see whether it has




Fig. 7: Structure chart of receiver module




Fig. 8: State transition diagram of decode control unit




Fig. 9: Test platform

the ability to transmit packets, analyzes a variety of errors of the received data frame and then makes the appropriate treatment according to the error.

Figure 10 is a waveform diagram of the main frame, which shows that the design correctly send data frames. Figure 11 shows the messages transmission results. The




Fig. 10(a-b): Main frame waveform of MVB

value of device A's destination port 2 is 0x123, while the value of device B destination port 1 is 0x1234567. Thus, the network interface can correctly receive the data frame and store the data into the corresponding port.



Fig. 11(a-b): Result of packet transition




Fig. 12(a-b): Result of master transition

In the bus management function test phase, only the transfer of sovereignty will be tested. In order to identify the current state of the device, through the LCD displays the current device is a master or slave device. The basic device configuration with packet transmission test is the same as device configuration. The results shown in Fig. 12, in which can be seen that at the beginning the LCD device A is the main equipment and will become slaves after hand over of sovereignty. Test results show that the network interface can be transmitted correctly sovereignty complete bus management functions.

CONCLUSIONS

With the rapid development of Chinese high-speed railway, TCN has begun to be applied in CRH. The train network control system network architecture of CRH5 is the use of TCN standard. The TCN network of widely use

also gives a huge MVBC market prospects. This study describes MVBC and the algorithm analysis, design and implementation of the frame transceiver of MVB interface. FPGA verification of each module has fully demonstrated the feasibility of the design.

ACKNOWLEDGMENT

This study is supported by the National Natural Science Foundation (61132003, 61171086, 51267005) of China, Shanghai Leading Academic Discipline Project (S30108), Youth Science Foundation of Jiang'xi Educational Committee (GJJ13322) and Foundation of East China Jiaotong University (11DQ01).

REFERENCES

- Cai, Y. and C.Q. Zhu, 2005. A new MVB network interface unit based on FPGA. *Railway Locomotive Car*, 25: 26-70.
- Fu, L., Z.P. Ren and C.G. Liu, 2007. Design of manchester coder based on FPGA. *Modern Electron. Tech.*, 17: 55-59.
- Hou, N., R.J. Ding, Y.X. Wang and L.D. Wang, 2006. Design of frame receiver/transmitter for MVB adapter. *Electric Drive Locomotives*, 1: 19-22.
- Huang, C.L., X.P. Fan and T.F. Chen, 2006. *The Train Online Fault Diagnosis Technology and Application*. National Defense Industry Press, Beijing, pp: 212-229.
- Huang, Z.W., S. Zhou, W.H. Gui and J.F. Liu, 2008. Research and design of protocol analyzer for multifunction vehicle bus. *Proceedings of the 7th World Congress on Intelligent Control and Automation*, June 25-27, 2008, Chongqing, China, pp: 8358-8361.
- Jiang, W.D., Y. Dong, Y.H. Xue and X.W. Chen, 2008. Design and analysis of MVB encoder based on VHDL. *Railway Signall. Commun. Eng.*, 10: 9-12.
- Wei, Y.N., 2010. *The design and Implementation of network interface in MVB class 4 devices*. Master Thesis, East China Jiaotong University, Nanchang, China.
- Xin, Q.R., 2009. *The design of MVB class 2 device controller based on FPGA*. Master Thesis, East China Jiaotong University, Nanchang, China.
- Zhang, S.G., S.N. Zhang and S.T. Huang, 2007. CRC parallel computation implementation on FPGA. *Comput. Technol. Dev.*, 2: 26-62.
- Zhao, X.W., P. Zhang and C.L. Bai, 2003. Transport format blind detection scheme using CRC check on UTRAN side. *J. Beijing Univ. Posts Telecommun.*, 26: 81-84.