

<http://ansinet.com/itj>

ITJ

ISSN 1812-5638

INFORMATION TECHNOLOGY JOURNAL

ANSI*net*

Asian Network for Scientific Information
308 Lasani Town, Sargodha Road, Faisalabad - Pakistan

A Case Study on the Scan Architecture of DFT Technique

¹Wei Lin, ²Shi-Zhen Huang and ³Wen-Long Shi

^{1,2,3}College of Physics and Information Engineering of Fuzhou University, Fuzhou, Fujian, China

^{1,2,3}Fujian Key Laboratory of Microelectronics and Integrated Circuits

Abstract: As circuit sizes grow ever larger, test data volume and test application time grow unwieldy even in the very efficient scan based designs. Adaptive scan architecture of Design for Test (DFT) technique is used to reduce test application time and test data volume. In our research, we analyze the technique of the scan test architecture. Based on the analysis, the adaptive scan of DFT technique is succeeding applied to a SOC chip. Experimental results show that the test cost of the SOC chip is greatly reduced. Compared with the original program, the fault coverage is reached 97%, the test data volume is decreased 8.79 times, the test time is reduced almost 6 times.

Key words: Adaptive scan, design for test, test data volume, test application time

INTRODUCTION

Currently almost all of the DFT techniques start with a baseline of scan technology. However, the deep submicron Integrated Circuits (IC) design complexity continuously increases which results in excessive test data even for detect stuck-at fault (Wang *et al.*, 2004; Mullane *et al.*, 2008). In conventional external testing, the huge amount of test data must be stored on the external Automatic Test Equipment (ATE) and be transferred to and from the test circuit through the limited test channels (Gonciari *et al.*, 2002; Ziaja and Gala, 2008). This poses a serious problem on manufacturing test. As test data volume increases, it takes more tester buffer space to hold the complete test set and larger test simulation time to verify the correctness of the test data, both leading to higher test cost. Therefore, reduction in tester storages and tester channels for the deep submicron IC design is recognized as extremely important requirements (Hamzaoglu and Patel, 2000). Instead of reduced cost ATE, scan compression technology provided a way to reduce test application time and test data volume on the expensive ATE (which is shown as Fig. 1).

A technique using a single input supporting multiple scan chains had been introduced in study (Nadeau-Dostie *et al.*, 2009; Devanathan *et al.*, 2007; Kim and Zhang, 2008). However, its application was limited to test multiple independent full scan circuits in parallel method, study (Hsu *et al.*, 2001) proposed a scan architecture overcomes this limitation by using two modes of scan operation, parallel scan and serial scan. Study (Arslan and Orailoglu, 2004) configured a scan chains in

a circular form enabling the generation of the next pattern from the captured response. While it efficiently overcomes the tester channel bandwidth limitation, it introduced a new problem on the test diagnosis process due to the uncertainty of the test response. Studys (Rao *et al.*, 2004) explored the logic dependencies of the internal scan chains to construct a simple logic gates based decompression network so that a great number of scan chains could be driven by a limited number of external scan channels and test cost was reduced.

In this study, the adaptive Scan of DFT technique is discussed which drastically reduces test cost for scan based designs. The adaptive scan structure is shown as Fig. 2. In order to get the maximum fault coverage, the binding portion of the external scan pins and the internal scan chain will automatically adapt to the needs of the Automatic Test Pattern Generation (ATPG) in the scanning unit. Main benefit of the technique is a small amount of on-chip circuitry that reduces both test data storage and test application time (Iyengar and Chandra, 2003; Alampally *et al.*, 2008; Chandra *et al.*, 2009; Kapur *et al.*, 2008). Fully specified test vectors provided by the core vendor are stored in compressed form in the tester memory and transferred to the IC where they are decompressed and applied to the core module. Instead of having transferred entire test vector from the tester to the core module, a smaller amount of compressed data is transferred. Conversely, this reduces the amount of compressed data that must be stored on the tester and the amount of test time required for transferring the data with a given test channels (Lingappan *et al.*, 2006).




Fig. 1: Test data and test time of different technology




Fig. 2: Adaptive scan of DFT technique

EXPERIMENTS

In complex SoC designs, Hierarchical system architectures exploit the inherent properties of the system architecture compared to the modular approach, it utilizes lesser DFT area and has a faster production time, and it also consumes less power on tester, as blocks can be tested individually or in small groups. Limitation of this approach is that it requires an upfront test plan for the test architecture (Mrugalski *et al.*, 2009). The proposed test plan for hierarchical test architecture was based on the interactive model, which is shown as in Fig. 3.

Based on the CCM3201 SOC chip, the adaptive scan structure is designed. Due to the limited input/output pins, the scan ports and the functional ports are designed into the form of reuse (Srinivasan and Farrell, 2010; Chandra *et al.*, 2009; Wohl, 2007). In order to meet certain timing condition, some special module are made of Intellectual Property (IP) core and formed some separate scan chains. The scan chains are composed of five kinds of modules, such as a “clock_ctrl” clock module, two “measure_unit” analog modules, a “fd_aif” analog




Fig. 3: Hierarchical Compression for Identical Cores

module, a “bch” error correction module and “others_module” module. The adaptive scan of IC design is shown as Fig. 4.

In order to improve the test efficiency of the chip, the hierarchical structure of the hybrid process is designed on the top layer and the flattening structure is designed on the sub module.

Design of top layer: To protect circuit functions and meet the timing case, the optimal scan compression is designed. The DFT design process of the top layer is shown as Fig. 5. First, the module Core Test Language (CTL) file need to be read, the scan compression process is enabled and the scan compressed mode ports are




Fig. 4: Adaptive scan design of CCM3201




Fig. 5: Top layer design flow

defined. Then, the number of scan chain and scan compression ratio are defined. Special module in the design, such as the “clock_ctrl” module, needs to be limited in order to guarantee an independent chain. Finally, the netlist file, the test protocol and the test vectors for Tetramax ATPG are generated.

The compressor and decompressor logic structure figure are shown as Fig. 6, the scan circuit mode is controlled through “scan_compress_en” signal, the circuit enters scan_compress mode when “scan_compress_en” signal is 1 and the circuit enters internal scan mode when the “scan_compress_en” signal is 0.

The following methods can save the power consumption of the test circuit. the control signal “pwr_save_n” is produced by the signal “scan_en” AND the signal “scan_compress_en”. when the signal “pwr_save_n” is HIGH, the test circuit enters scan shift state and the compressor is being normal operating state. On the contrary, when the signal “pwr_save_n” is LOW, the test circuit enter the scan capture state and the compressor is turned off.

Design of “bch” module: Using fewer registers, the full-scan structure is designed for sub module except “bch” module. The adaptive scan technique is applied on “bch” module that reduces both test data storage and test




Fig. 6: Compression and decompression logical structure




Fig. 7: Adaptive scanning process of “bch” module

application time. The process of adaptive scan design of “bch” error correction module is shown as Fig. 7.

Before compressed, the scan chain of “bch” error correction module is 5, each chain has 1378 registers and



Fig. 9: Chip scan technology test board

simulation time, test coverage has been improved which greatly reduces the cost of the chip testing. The chip has been manufactured by TSMC 90 nanometer processing technology and now it is being done FPGA verification, the preliminary test results show that the desired effect is achieved. The chip scan technology test board is shown in Fig. 9.

CONCLUSION

The DFT technique of logic circuit on CCM3201 SOC chip is studied. The adaptive scan technique is succeeded in solving practical problem. Compared with the original program, the fault coverage is reached 97%, the test data volume is decreased 8.79 times, the test time is reduced 6 times and the chip area and power consumption is only a small increase. The test cost of the SOC chip is greatly reduced.

ACKNOWLEDGMENTS

We are grateful to Xiong-Xin Lin, Hong-Wei Liu and An-Nan Zhu for their help and acknowledge the financial support for this work from the Key Project Science and Technology Cooperation of Fujian Province (No. 2013J0003), the project of Education Department of Fujian Province (No. JA11012) and the School Fund of Fuzhou University (No. 022446).

REFERENCES

Alampally, S., J. Abraham, R.A. Parekhji, R. Kapur and T.W. Williams, 2008. Evaluation of entropy driven compression bounds on industrial designs. Proceedings of the 17th IEEE Asian Test Symposium, November 13-18, 2008, Sapporo, Japan, pp: 13-18.

Arslan, B. and A. Orailoglu, 2004. Circularscan: A scan architecture for test cost reduction. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Volume 2, February 16-20, 2004, Paris, France, pp: 1290-1295.

Chandra, A., R. Kapur and Y. Kanzawa, 2009. Scalable adaptive scan (SAS). Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France, pp: 1476-1481.

Devanathan, V.R., C.P. Ravikumar and V. Kamakoti, 2007. Reducing SoC test time and test power in hierarchical scan test: Scan architecture and algorithms. Proceedings of the 20th International Conference on VLSI Design and 6th International Conference on Embedded Systems, January 6-10, 2007, Bangalore, pp: 351-356.

Gonciari, P.T., B.M. Al-Hashimi and N. Nicolici, 2002. Improving Compression ratio, area overhead and test application time for system-on-a-chip test data compression/decompression. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, March 4-8, 2002, Paris, pp: 604-611.

Hamzaoglu, I. and J.H. Patel, 2000. Reducing test application time for built-in-self-test test pattern generators. Proceedings of the 18th IEEE VLSI Test Symposium, April 30-May 4, 2000, Montreal, Que., pp: 369-375.

Hsu, F.F., K.M. Butler and J.H. Patel, 2001. A case study on the implementation of the Illinois scan architecture. Proceedings of the IEEE International Test Conference, October 30-November 1, 2001, Baltimore, MD., pp: 538-547.

Iyengar, V. and A. Chandra, 2003. A unified SOC test approach based on test data compression and TAM design. Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, November 3-5, 2003, Boston, MA, USA., pp: 511-518.

Kapur, R., S. Mitra and T.W. Williams, 2008. Historical perspective on scan compression. IEEE Design Test Comput., 25: 114-120.

Kim, K.S. and M. Zhang, 2008. Hierarchical test compression for SoC designs. IEEE Design Test Comput., 25: 142-148.

Lingappan, L., S. Ravi, A. Raghunathan, N.K. Jha and S.T. Chakradhar, 2006. Test-volume reduction in systems-on-a-chip using heterogeneous and multilevel compression techniques. IEEE Trans. Comput. Aided Design Integrated Circuits Syst., 25: 2193-2206.

- Mrugalski, G., N. Mukherjee, J. Rajska, D. Czys and J. Tyszer, 2009. Compression based on deterministic vector clustering of incompatible test cubes. Proceedings of the IEEE International Test Conference, November 1-6, 2009, Austin, TX., pp: 1-10.
- Mullane, B., M. Higgins and C. MacNamee, 2008. IEEE 1500 core wrapper optimization techniques and implementation. Proceedings of the IEEE International Test Conference, October 28-30, 2008, Santa Clara, CA., pp: 1-10.
- Nadeau-Dostie, B., S.M.I. Adham and R. Abbott, 2009. Improved core isolation and access for hierarchical embedded test. *IEEE Design Test Comput.*, 26: 18-25.
- Rao, W., A. Orailoglu and G. Su, 2004. Frugal linear network-based test decompression for drastic test cost reductions. Proceedings of the International Conference on Computer-Aided Design, November 7-11, 2004, San Jose, California, pp: 721-725.
- Srinivasan, P. and R. Farrell, 2010. Hierarchical DFT with combinational scan compression, partition chain and RPCT. Proceedings of the IEEE Annual Symposium on VLSI, July 5-7, 2010, Lixouri, Kefalonia, pp: 52-57.
- Wang, L.T., X.Q. Wen, H. Furukawa, F.S. Hsu and S.H. Lin *et al.*, 2004. VirtualScan: A new compressed scan technology for test cost reduction. Proceedings of the IEEE International Test Conference, October 26-28, 2004, Charlotte, NC, USA., pp: 916-925.
- Wohl, P., 2007. Minimal impact scan compression. Proceedings of the 25th VLSI Test Symposium, May 6-10, 2007, Berkeley, California, USA., pp: 67-74.
- Ziaja, T. and M. Gala, 2008. Overview of DFT features of the sun microsystems niagara2 CMP/CMT SPARC chip. Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, June 2-4, 2008, Austin, TX., pp: 151-154.