

Journal of Artificial Intelligence

ISSN 1994-5450





Journal of Artificial Intelligence 5 (4): 142-151, 2012 ISSN 1994-5450 / DOI: 10.3923/jai.2012.142.151 © 2012 Asian Network for Scientific Information

Mapping Multi-Loop Nest Algorithms on to Reconfigurable Architecture

B. Bala Tripura Sundari

Amrita School of Engineering, Amrita Vishwa Vidyapeetham, 641112, Coimbatore, India

ABSTRACT

Recently, FPGA (Field Programmable Gate Arrays) technologies have made significant advances in both speed and capacity. Specifically, the design methodology to map the loop dependencies in a do loop algorithm on to a linear array of processors after extraction of parallelism is a challenging task. The mapping of Full Search Block Motion Estimation (FSBM) and edge detection algorithms are taken up here as they represent multi loop nested algorithms that are intensive in computations. Also, a method of prefixing the elements in the mapping vectors has been used which reduces the search space for both the algorithms. The formulation of a dependence vectors for the FSBM is explained and the architecture for the computationally intensive FSBM and Edge detection algorithm is developed and the simulation and synthesis results are presented.

Key words: Algorithms, field programmable gate arrays, image processing, reconfigurable hardware, systolic mapping

INTRODUCTION

Nested loop algorithms represent the set of algorithms which are computationally intensive. They also exhibit inherent parallelism. Hardware implementation of these algorithms exploits this inherent parallelism to speed up the processing. The parallelism could be achieved by using array of Processing Elements (PEs) termed s systolic arrays to speed up computationally intensive applications (Kittitornkun and Hu, 2001; Yeo and Hu, 1995). Previously many methodologies have been proposed to map nested-loop algorithms onto linear array illustrates the method of deriving systolic arrays by obtaining the cut-set systolization process (Kung, 1985). A systematic approach for mapping parallel algorithms into 2D array is proposed using the concept of SA statements in (Al-Khalili, 1995). Linear array implementations of 2D matrix array have been shown in this study (Kumar and Tsai, 1991). Lee and Kedem (1988) proposed linear families of processing elements have for mapping depth P-nested for loop algorithms.

The mapping of the algorithm onto the array of processors is a challenging task. In addition to this, the appropriate flow of input data to the array of processors, the data reuse amongst array of processors to implement the various steps of the algorithm, the flow of the output data after the completion of the iteration are the multiple tasks to be addressed for a successful mapping.

The following two computationally intensive tasks of image processing algorithms are considered:

- The full search block motion estimation (FSBM algorithm) (Komarek and Pirsch, 1989)
- Edge Detection (ED) algorithm

MAPPING PROCESS

In this study, the focus is on image processing algorithms. Most of the image processing algorithms are computationally intensive and exhibit inherent parallelism. This parallelism can be exploited while implementing hardware architectures. The parallelism means that there will be common operations whose order of execution is not important for the final result. For example, in matrix-matrix multiplication the order in which we add the inner product to form a value in the result vector is not important. Similarly in FSBM algorithm, the order in which the MADs of individual blocks are compared is also unimportant.

Selection of PE count: In FSBM given in Listing 1, the image is divided into $N_h \times N_V$ sub-frames of size $N \times N$ pixels and p is the search direction parameter. The current frame pixels are represented by X and previous frame pixels by Y.

In some of the image processing algorithms like FSBM, edge detection etc., we can approximately determine the number of Processing Elements (PEs) beforehand. For example in FSBM a total of $(2p+1)^2$ identical operations has to perform for each pixel in an image frame, where p is the search parameter. Similarly in edge detection algorithm each image pixel has to be multiplied by W² window coefficients where the convolution mask size is W×W. So, it is convenient to begin with $(2p+1)^2$ PEs in the former case and W² PEs in the later case. This is also corroborated in the mapping algorithm. In this way we avoid the process of calculating the number of PEs, thereby speeding up the mapping process. We followed this approach in our mapping process for FSBM and ED algorithms.

Selection of number of ports: The architecture for FSBM algorithm as given in uses 4 ports which includes 2 ports for accessing the y frame data (Kittitornkun and Hu, 2001). We assume the number of ports required for the architecture by taking into the account the core functionality of a nested loop algorithm. For example the core functionality of FSBM is shown in Eq. 1 and 2:

$$MV = \arg\{\min MAD(m, n)\}, P \le m, n \le P$$
 (1)

$$MAD(m,n) = \frac{1}{N2} \sum_{i=1}^{N} \sum_{j=1}^{N} |x(i,j) - y(i+m,j+n)|$$
 (2)

Considering Eq. 1, it has 2 inputs, one each for the current frame pixels and the previous frame pixels and Eq. 2 shows that there is one output for the Motion Vector (MV). Hence the number of ports in the design is fixed to be three.

Now that the number of processing elements and the ports are fixed, we start the space-time mapping process and check for constraints as (Kittitornkun and Hu, 2003).

Search space optimization: The objective of space-time mapping is to convert the loop dependencies of the variables in to edges, with appropriate weights, between the PEs in a linear array. In this section we will be concentrating on mapping a 6-level FSBM algorithm onto a linear (1-D) array of processors.

Basically, the process of space-time mapping should yield two matrices, the ST mapping matrix (T) and the edge-delay matrix. The T matrix comprises of two vectors, the processor allocation vector (P^t) and the scheduling vector (S^t) :

$$T = \left\lceil \frac{P_t}{S_t} \right\rceil \tag{3}$$

If I_V is an index in a nested-loop, then P_t and S_t together maps I_V to a particular processor to be executed at a particular time according to:

Processor index =
$$P_t \times I_v$$
 (4)

and

Clock index =
$$S_t \times I_v$$
 (5)

The first step in the mapping process is to initialize the search space based on the problem size. Then we find the loop dependencies of the variables. The loop dependency specifies the inter-iteration relationship of variables. The dependence vectors can be obtained from the following Single Assignment Statement (SAS) formulated by examining the loop dependence from the dependence graph.

Single assignment statement for FSBM algorithm:

```
For i_1 = 1 to N_*
For i_2 = 1 to N_h
For i_3 = -p to p
For i_4 = -p to p
For i_5 = 0 to (N-1)
For i_6 = 0 to (N-1)
If (i_3 == -p \text{ and } i_4 == -p)
X(i_1, i_2, i_3, i_4, i_5, i_6) = X_{new};
Else if (i_3 == -p \text{ and } i_4 >-p)
X(i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6) = X(i_1,\,i_2,\,i_3,\,i_4\text{-}1,\,i_5,\,i_6);
X(i_1, i_2, i_3, i_4, i_5, i_6) = X(i_1, i_2, i_3-1, i_4, i_5, i_6);
End if
If (i_3 == -p \text{ and } i_4 == p)
Y(i_1, i_2, i_3, i_4, i_5, i_6) = Y_{new}.
Else if (i_5 == N)
Y(i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6) = Y(i_1\text{-}1,\,i_2,\,i_3,\,i_4\text{+}1,\,i_5,\,i_6\text{+}(N\text{-}1))
Y(i_1, i_2, i_3, i_4, i_5, i_6) = Y(i_1, i_2, i_3, i_4+1, i_5, i_6-1)
End if
If (i_5 == 0 \text{ and } i_6 == 0)
MAD\;(i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6) = \,|\,R_1\text{-}S_1\,|\,.
Else if (i_5 == 0 \text{ and } i_6 == 0)
MAD\;(i1,\,h,\,m,\,n,\,I,\,j) = MAD((i_1,\,i_2,\,i_3,\,i_4,\,i_5\text{-}1,\,i_6\text{+}(N\text{-}1))\text{+}\,|\,R\text{-}S\,|\,;
MAD(i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6) = MAD((i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6\text{--}1) + \mid R \, \text{--}S \mid ;
End if
If (i_5 = i_6 = N \text{ and } i_3 = i_4 = -p)
```

 $D_{\min}((i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6);\,=\,_;$

MI1($(i_1, i_2, i_3, i_4, i_5, i_6) = 0$;

Else if $(i_5 == N \text{ and } i_6 == N)$

 $D_{\min}(i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6) = D_{\min}((i_1,\,i_2,\,i_3,\,i_4\text{-}1,\,i_5,\,i_6);$

 $MV(i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6) \equiv MV(i_1,\,i_2,\,i_3,\,i_4\text{-}1,\,i_5,\,i_6);$

Else if $(i_3 = i_4 = p \text{ and } i_5 = i_6 = N)$

 $D_{\min}(i_1, i_2, i_3, i_4, i_5, i_6) = D_{\min}(i_1, i_2, i_{3.1}, i_4, i_5, i_6);$

 $MV_{out} = MV(i_1,\,i_2,\,i_3,\,i_4,\,i_5,\,i_6);$

End if

EndFor i_1 , i_2 , i_3 , i_4 , i_5 , i_6 ;

The variables h, v, m, n, i, j are replaced by the loop indices i_1 , i_2 , i_3 , i_4 , i_5 and i_6 , respectively, Listing 1: SAS for 6-level FSBM algorithm, where, R = X ((h-1) $N+i_5$, (v-1) $N+i_6$), S = Y ((i₂-1) $N+i_5+i_3$, (i₁-1) $N+i_6+i_4$)

Table 1: Dependence vectors for FSBM algorithm

Variable	LHS assignment	RHS assignment	Dependence vector		
X frame data	X(v,h,m,n,i,j)	X (v,h,m,n-1,i,j)	[0 0 0 1 0 0]		
X frame data	X(v,h,m,n,i,j)	X (v,h,m-1,n,i,j)	[001000]		
Y frame data	Y(v,h,m,n,i,j)	Y (v-1,h,m,n+1,i,j+(N-1))	$[0\ 0\ 0\ 1\ 0\ 0]$		
Y frame data	Y(v,h,m,n,i,j)	Y (v,h,m,n+1,i,j-1)	[001000]		
MAD	MAD(v,h,m,n,i,j)	MAD (v,h,m,n,i-1,j+(N-1)	$[0\ 0\ 0\ 1\ 0\ 0]$		
MAD	MAD(v,h,m,n,i,j)	$\mathrm{MAD}\left(\mathbf{v},\mathbf{h},\mathbf{m},\mathbf{n},\mathbf{i},\mathbf{j-1}\right)$	[001000]		
D_{\min}	$D_{\min}(v,h,m,n,i,j)$	$D_{\min}(v,h,m,n\text{-}1,i,j)$	[0 0 0 1 0 0]		
D_{\min}	$D_{\min}(v,h,m,n,i,j)$	$\mathrm{D}_{\min}(v,h,m\text{-}1,n,i,j)$	[001000]		

The dependence vectors that we obtained using the Listing 1 is tabulated in Table 1.

The next task is to initialize the search space for the space-time mapping matrix (T). Based on the heuristics used in this section, depends the speed of the mapping process. We used the search space defined in the following equation:

$$\{0,1, kU_{i}, kU_{k}, \Pi_{i}(kU_{k}U_{k}U_{k})\}$$
 (6)

where, kUi, kUi, kUi, kUi, are upper bounds of any loop in an n-dimensional nested loop. The search space shown in Eq. 6 is similar to the search space used in (Kittitornkun and Hu, 2001). The mapping process has to select P_t and S_t from the combinations generated by Eq. 6. But the search space can be further reduced by prefixing the elements in any of the P_t or S_t vectors by observing the dependence vectors. For example by observing the dependence vectors Table 1, we can see that the first two elements in almost all the dependence vectors are zeros. Therefore any of the P_t or S_t can be of the form (0 0 X X X X), where the positions with Xs must be filled by mapping process.

Mapping result for 6-level FSBM algorithm: We followed the above stated approach and the optimal T matrix is in the following general form:

$$T = \begin{bmatrix} 0 & 0 & 1 & (2p+1) & 0 & 0 \\ N_h N^2 & 0 & 1 & 1 & N(N-1)N_h & N_h N \end{bmatrix}$$
 (7)

The mapping was optimized for minimum number of processors and clock cycles. The corresponding edge-delay matrix is obtained by the following equation:




Fig. 1: Search area showing current and previous frames

Edge-delay matrix =
$$T \times D_v$$
 (8)

The edge-matrix we obtained by applying Eq. 8 is as follows:

$$\begin{bmatrix} (2p+1) & 1 & -(2p+1) & -(2p+1) & 0 & 0 \\ 1 & 1 & N_h N - 1 & N_h N - 1 & 1 & N_h N \end{bmatrix}$$

$$(9)$$

The first and second rows represent the edges and their corresponding delays respectively. Figure 1 shows the sample frame taken for the illustration of FSBM algorithm mapping in this study.

The sample frames' parameter are $N_v = 2$, $N_h = 2$, p = 1, N = 4. The final motion vector for a particular block is obtained at the last comparator.

Four-level FSBM algorithm: In this section we propose a four level nested loop formulation for FSBM algorithm. This algorithm is shown in Listing 2.

```
For i_1 = 1: N_h \times N_v,
 MV(i_1) = 0;
 D_{\min}(i_1) \equiv 8;
 For i_2 = 1: (2p+1)^2,
        mad(i_2) = 0;
        For i_3 = 1: N,
        For i_4 = 1: N,
mad(i_2) = mad(i_2) +
\mid x\;(i_{1}N^{2}+i_{3},\,i_{1}\!\!\times\!\!N_{2}\!+\!i_{4})\text{-y}\;(i_{1}N^{2}\!+\!i_{3}\!+\!p,\,i_{1}N^{2}+i_{4}\!+\!p)\mid ;
        End i4
        End i3
        If (D_{min}(i_1)>MAD(i_2))
        D_{\min} (i_1) = MAD (i_2)
        MV(i_1) = p;
        end if
End i<sub>2</sub>
\operatorname{End} i_1
Listing 2 4-level FSBM architecture.
```

The indices (h, v) are termed as i_1 and i_2 and (m, n) termed as i_3 , i_4 of the 6-level loop in listing 1 are replaced by single index 'h_v' and 'p' termed as i_1 and i_2 , respectively in Listing 2 and the size

of loop is changed accordingly. The dependence vector set for the reduced FSBM representation is shown Eq. 10. The space-time mapping yielded in a T matrix which is shown in Eq. 11.

The X data is propagated from PE1 to all the other PEs in two paths. The first path is along the edge " X_1 " and has a delay of (2p+1). The second path is from the first PE of each row to the remaining PEs in that row. The Y data is propagated from bottom to top as shown in Fig. 1.

$$\begin{bmatrix} 0 & 0 & 0 & N_h & 0 & 0 \\ 2p+1 & 1 & -1 & -1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & -(N-1) & -(N-1) & 1 \end{bmatrix}$$
 (10)

$$\begin{bmatrix}
0 & 1 & 0 & 0 \\
N^2 / N_h & 1 & N^2 & N
\end{bmatrix}$$
(11)

The edge marked "Y" has a delay of (N-1) PEs, where N is the size of the macro block.

The PE index also indicates the MAD computation number. There is a delay of $(N-1)^2 \times p$ clock cycles between the access of a Y frame pixel and its use in the first PE. As can be seen the X frame data is repeated every (2p+1) PEs. The Y frame pixels are propagated from the bottom row of PEs towards the top rows of PEs. Generally the delay between this propagation is N-1, where N is the size of the macro-block. The next frames' pixels can be accessed every $N_v \times N_h \times N^2$ clock cycles. So this hardware supports inter iteration pipelining and device utilization.

Mapping of edge-detection algorithm: Convolution is one of the essential operations in digital image processing required for image enhancements. It is used in linear filtering operations such as smoothing, de-noising, edge detection and so on. Equation 12 shows the two dimensional discrete convolution algorithm called the 2-D filtering algorithm shown in the Listing 3, where I is the Input Image, W is the Window Coefficient and O is the output image:

$$O[x,y] = W[x,y] \times I[x,y] = \sum_{i=0}^{3} \sum_{j=0}^{3} I[i+x,j+y] \times W[i,j]$$
(12)

We apply the same procedure followed to map ED algorithm. Due to lack of space we present the SAS for ED algorithm in Listing 3.

```
For x = 1 to N

For y = 1 to N

For i = 1 to i = 1 to
```

```
\begin{split} & \overline{I(i,j,k,l)} = I_{\text{new}}; \\ & \text{Else if } (i == 1 \text{ and } j > 1) \\ & \overline{I(x,y,I,j)} = \overline{I(x,y+1,I,j-1)}; \\ & \overline{Else} \\ & \overline{I(x,y,I,j)} = \overline{I(x+1,y,I-1,l)}; \\ & \overline{End if} \\ & \overline{If } (i == 1 \text{ and } j == 1) \\ & O(x,y,I,j) = 0; \\ & \overline{Else if } (i <= 3) \left\{ O(x,y,I,j) = O(x,y,I,j-1) + (x,y,I,j) \times W(x,y,I,j) \right\}; \\ & \overline{Else } \left\{ O(x,y,I,j) = O(x,y,I-1,j+2) + \overline{I(x,y,I,j)} \times W(x,y,I,j) \right\}; \\ & \overline{End} \\ & \overline{End } \text{ For } j,I,y,x; \\ & \underline{Listing } 3: SAS \text{ for } \overline{ED } \text{ algorithm}. \end{split}
```

The mapping results shown in this paper are for a sample 4×4 image. By applying Eq. 2, we get:

$$\begin{bmatrix} 0 & 0 & 3 & 1 \\ 4 & 1 & 5 & 1 \end{bmatrix} * \begin{bmatrix} 0 & 0 & 0 & -1 & 0 & 1 \\ 0 & 0 & -1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 \\ 1 & -2 & 1 & 0 & 0 & 0 \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 & 3 & 0 & 0 \\ 1 & 3 & 0 & 1 & 4 & 1 \end{bmatrix}$$
 (13)

The reading of the image data and outputting the computed values is done through 2 ports, one each for accessing the image data and the other port is for the output. The architecture consists of 9 processing elements i.e., W² PEs, where W is the size of the window used. The intermediate output is propagated to the successive PEs within a row but has to be passed through a line buffer when passing the intermediate output between rows of PEs. The buffer width is equal to the number of pixels per row. The final output is obtained at the W²th PE.

SYNTHESIS SCHEMATIC AND SIMULATION WAVEFORM

Top-level module: The synthesized output for ED top-module is shown in Fig. 2 and the simulation output is given in Fig. 3.




Fig. 2: Synthesized top-level module for ED algorithm




Fig. 3: Synthesized control unit for ED algorithm

🥠 /ed512x	512_top/clock	0			П					П				+		\Box	
- 🥙 /ed512x	:512_top/reset	0															
⊕-	512_top/img_in	xx	(8e	89	(8a (8	9 (8a	9			(8f)(8a	(89	(8f)(8	3a)(8	3c	(87	(8c
⊞- 4 /ed512×	512_top/edge_out	×	(10	77	(5) (6)	(3	(18	14	16	(9	(11	(16	(6)(2	22 1/2	2	(14	(17
⊞ /ed512x	512_top/edge_h_out	×	(8	6	(3)(1	1/2	(12	(5)	11	(O)(9	(2	(4)	3 (1		(8	(14
⊞ /ed512×	512_top/edge_v_out	×	2	(1	(2) (5	(1	χ6	(9)	5	(9)(2	(14	2 (9 (1		(6	(3
⊞ /ed512×	512_top/add_out	×	(10	17	(5)(6	//3	(18	14	16	(9	(11	(16	(6)(2	22 1/2	2	(14	(17
⊞- ∮ /ed512x	512_top/imselect	111111	111111	111	2012						100		-	1			
/ed512x	512_top/x_read	St1															
//ed512x	:512_top/fptr	2	2														
//ed512x	512_top/img_index	262685	(137657	137658	(137659 (1	37660 (13766	1 (137662	(137663)	137664	(1376	65 (13766	(137667	(137668)	37669 (1	37670	13767	(137672
♦ /ed512x	512_top/count_nl	0	0														
		12753															

Fig. 4: Output waveform for ED algorithm

The control unit designed. The additional feature of this unit is that it automatically loads zeros into the architecture when the zero padded image regions are needed to be accessed.

Output waveforms are shown in Fig. 4.

RESULTS

The image pixels are accessed row-wise. In the boundary of the static image frame under consideration the image data in the PEs can be conveniently made zero (to reduce power consumption) by using a control signal. The image pixels are accessed by the first row of three PEs simultaneously and propagated to corresponding Wth PE in the next clock cycle. The weight coefficients are resident in the PEs itself. The weight coefficients are looped into the same processor every clock cycle. The hardware can use the second frame pixels at the (N²+1)th clock cycle (N is the image dimension). So this hardware supports inter iteration pipelining.

Simulation flow: The simulation flow that we followed for the implementation of FSBM and ED algorithms is shown in Fig. 5. The output of our FSBM verilog module is a text file which contains the motion vectors for each macro-block. Our FSBM architecture was compared with other architectures in Table 2. The text output of our ED module contains edge pixels. The outputs of both the modules were compared with MATLAB




Fig. 5: Simulation flow




Fig. 6(a-b): Edge-detection output images

Table 2: Comparison of architectures

Parameter	FSBM with FLP	Modified FSBM with FLP			
PE count	$(2p+1)^2$	$(2p+1)^2$			
Clock cycles/macro block	N^2	N^2			
Pins*	32 (4×8)	24 (3×8)			
PE utilization	100%	100%			
Inter Connections	Spirally routed	$_{ m simple}$			
Muxes required	2p - 1	None			
Data Reuse	<100%	100%			
B_y/B_x	2	1			
Previous frame pixel access pattern	Row-block wise vertically	Pixels read row wise			

^{*}Includes only ports for pixels and output MV, FLP: Frame level pipelining

Table 3: Device Utilization Statistics with target device xc4vsx25-12ff668

Table 5. Device e anization battistics with target device Activistics 121056							
Parameters	FSBM architecture	ED architecture					
Number of flip flops (slice registers)	1539	9					
Number of 4-input LUTs	4695	72					
Number of Slices	2558	36					
LUTs used as shift registers	32	64					
Number of bonded IOBs*	66	18					
Frequency	121.118 MHz	353.107 MHz					

 $[*] Including \ control \ pins$

results and were found to be matching. Figure 6 shows the edge-detected image of Lena. The device utilization for both the modules is shown in the Table 3.

CONCLUSION

A new heuristic for reducing the search space based on the dependence vectors was presented in this paper. A four level nested loop representation for FSBM algorithm was also shown. Based on this approach FSBM and ED algorithms were implemented for image size of 256×256 pixels and 512×512 pixels, respectively. Further the PEs of ED and FSBM architectures can be combined to realize a reconfigurable image processing hardware.

REFERENCES

- Al-Khalili, A.J., 1995. Synthesis of systolic arrays from single assignment algorithm. Proceedings of the IEEE 1st ICA/sup 3/PP., IEEE 1st International Conference on Algorithms and Architectures for Parallel Processing, Volume 1, April 19-21, 1995, Brisbane, Australia, pp: 3-11.
- Kittitornkun, S. and Y.H. Hu, 2001. Frame-level pipelined motion estimation array processor. IEEE Trans. Circuits Syst. Video Technol., 11: 248-251.
- Kittitornkun, S. and Y.H. Hu, 2003. Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures. IEEE Trans. Very Large Scale Integr. Syst., 11: 208-217.
- Komarek, T. and P. Pirsch, 1989. Array architectures for block matching algorithms. IEEE Trans. Circuit Syst., 36: 1301-1308.
- Kumar, V.K.P. and Y.C. Tsai, 1991. On synthesizing optimal family of linear systolic arrays for matrix multiplication. IEEE Trans. Comput., 40: 770-774.
- Kung, S.Y., 1985. VLSI array processors. IEEE ASSP Mag., 2: 4-22.
- Lee, P. and Z.M. Kedem, 1988. Synthesizing linear array algorithms from nested for loop algorithms. IEEE Trans. Comput., 37: 1578-1598.
- Yeo, H. and Y.H. Hu, 1995. A novel modular systolic array architecture for full-search block matching motion estimation. IEEE Trans. Circuit Syst. Video Technol., 5: 407-416.