

Journal of Applied Sciences

ISSN 1812-5654





Design of a Low-Voltage High-Speed Switched-Capacitor Filters Using Improved Auto Zeroed Integrator

¹M. Rashtian, ²O. Hashemipour and ²K. Navi ¹Science and Research Branch, Islamic Azad University, Iran ²Department of Electrical and Computer Engineering, Shahid Beheshti University, Evin, Tehran, Iran

Abstract: The low-voltage high-speed auto zeroed integrator characteristics is improved by applying current steering mechanism in the opamp structure of the integrators and utilizing the non-linear properties of switches. The proposed design results in considerable reduction of power dissipation. Based on this improvement a band-pass filter with centre frequency of 1 MHz and clock frequency of 6 MHz is designed. Furthermore a new circuit for implementation of an auto-zero low-pass filter is presented. Based on this configuration a fourth order low-pass switched capacitor filter with cut off frequency of 600 KHz and clock frequency of 6 MHz is presented. The proposed circuits are simulated using HSPICE and 0.25 μm CMOS technology at 1.5 V supply voltage.

Key words: Auto zeroed integrator, high-speed circuit, low-voltage circuit, analog integrated circuit, switched capacitor filter

INTRODUCTION

The main difficulty of low-voltage switched-capacitor (SC) circuit design is the driving voltage of the input CMOS switches. Two conventional approaches for lowvoltage SC design using standard CMOS technologies are currently implemented. The first one is the bootstrapping method (Dessouky and Kaiser, 2001) in order to generate higher clock voltages to drive the gate voltage of the input switches, although the existence of on-chip high voltages is a danger for deep-submicrometer CMOS processes (Guan et al., 2001). The second one is the switched-opamp method (Sauerbrey et al., 2002; Cheung et al., 2002). The opamp in the integrator is turned on and off to transfer voltage signals to the next integrator stage, so no input switch is required to sample the input voltage. Switched opamp method is a real low-voltage SC circuit, but it is not suitable for high-speed SC circuit applications due to turning on/off time of the opamp. Another example of non switched mode approach is the GM-C filters which are designed and presented in low voltage applications (Garcia-Ortega et al., 2007). Recently the auto-zeroed integrator (AZI) and its application for low-voltage SC circuits was reported by Wang and Embabi (2003), where the basic AZI circuit (Bidari et al., 1999) was modified for the design of low-voltage and high-speed SC without bootstrapped clock voltage. Based on the previous study reported by

Wang and Embabi (2003), here a two mode clock controlled opamp is utilized in order to reduce the power consumption and settling time of the auto-zeroed integrator circuit. First the basic modified AZI block and the new opamp structure are explained. Then a band-pass filter with centre frequency of 1 MHz and clock frequency of 6 MHz based on the above idea is designed, explained and compared to the previous study. Finally a new structure for implementation of the low-pass filter using AZI is presented. The capacitor coupling input in the conventional AZI circuits does not allow designing of low-pass filters. This short coming is solved designing an additional input stage. Based on this design a fourth order Chebyshev filter with pass frequency of 600 kHz and clock frequency of 6 MHz is designed and simulated.

IMPROVED AZI CIRCUIT

The high speed low-voltage SC filter can be realized by cascading of AZI blocks. Figure 1 shows the basic differential AZI block. The complete description of the circuit is explained by Wang and Embabi (2003) and Rashtian and Hashemipour (2006). Equation 1 shows the mathematical sequence in time domain and Eq. 2 shows the Z-domain transfer function of this circuit if the input of the AZI circuit comes from the output of another AZI block.

$$V_{_{0}}(n-\frac{1}{2})T = \frac{C_{_{1}}}{C_{_{12}}}V_{_{1}}(n-1)T + V_{_{0}}(n-\frac{3}{2})T \tag{1}$$

$$\frac{V_{\circ}}{V_{i}}(z) = \frac{C_{1}}{C_{i2}} \frac{z^{-1/2}}{1 - z^{-1}}$$
 (2)

It is important to notice that all switches in this circuit are nMOS transistors whose sources are connected to the common-mode voltage V_{CM} and the gates are stimulated at the supply voltage V_{DD} , which is expressed as $V_{\text{GS}}(\text{on}) = V_{\text{DD}} - V_{\text{CM}}$. This means that V_{GS} is not signal dependent, so charge injections and clock feed-through are cancelled in fully differential structure. If we assume that $V_{\text{CM}} = 0.5 V$ to keep a reasonable output swing range to satisfy the requirement of $V_{\text{GS}} \!\!>\! V_{\text{TH}}$ to turn on a switch $(V_{\text{TH}} \approx 0.6 V)$, the supply voltage should be $V_{\text{DD}} \!\!>\! V_{\text{TH}} + V_{\text{CM}} \!\!>\! 1 V$. This explains why AZI can work at 1.5 V in 0.25 μm CMOS technology.

In phase (ϕ_1) in Fig. 1, the output and input of the opamp are connected together by the action of switches (M6 and M8) and the final value of the output voltage is a dc voltage (V_{CM}) . Doing so, the linear action of the opamp is not critically essential and setting of the output voltage at V_{CM} can be done by external switches. In this approach the output stage of the opamp is operated in two current mode levels by the current steering action of the transistors $M_{5\text{B}}$ - $M_{8\text{B}}$ as shown in Fig. 2.

The W/L ratio of the current steering transistors is ten times greater than M_5 - M_8 . The current steering mode is controlled by transistors M_{5C} - M_{8C} . In the integration

phase (ϕ_2) , the output stage current is normal but in the other phase (ϕ_1) it is under low current condition. This can be called as pseudo switched opamp configuration with an improved characteristic of power consumption without speed reduction characteristics of switched opamps. In the phase (ϕ_1) the output voltage is set to V_{CM} by the non-linear action of nMOS switches M_{17} and M_{18} . Unlike the switched opamp technique, the nonlinear action of these switched transistors and the linear action




Fig. 1: Basic auto zeroed integrator circuit




Fig. 2: Modified op-amp

opamp without current steering transistors i.e., (M_{5B}-M_{8B}) will result in the same final steady state value with reduced power consumption. It means that the nMOS switches M₁₇ and M₁₈ are only used to reduce the settling time. The fast action of common mode feedback is critically important in high speed switched capacitor circuits (Hernandez-Garduno and Silva-Martinez, 2006) (Choksi and Carley, 2003). In this study, a unique dynamic common-mode detection circuit (C₃,C₆) working at 1.5 V without any signal-dependent switch is utilized. The detected common-mode voltage is compared to V_{CM} through M₉ and M₁₀. The result is fed back to the input stage of the opamp through a current mirror. Both C3 and C_4 are discharged in ϕ_1 (the integrating phase) because the outputs are auto-zeroed by M_{17} and M_{18} . In φ_2 , output voltages are sampled by C3 and C4 and integrated with C5 and C₆. These four capacitors and the switches perform as an RC voltage divider.

BAND-PASS FILTER DESIGN

Figure 3 shows the schematic circuit of the bandpass filter (Wang and Embabi, 2003) with capacitor values of (C_1 = 0.5, C_2 = 2.31, C_{i1} = 1.95, C_{i2} = 2.15, C_c = 0.3, Cf = 1.92) pF. The clock frequency is set to 6 MHz with centre frequency of 1MHz and Q = 8.

Assuming the output of the first and second stage to named V_1 and V_2 , respectively then:

$$\begin{split} &V_{_{1}}(n-1)T=-\frac{C_{_{1}}}{C_{_{11}}}V_{_{1}}(n-1)T-\frac{C_{_{f}}}{C_{_{11}}}V_{_{2}}(n-\frac{2}{3})T+\\ &V_{_{1}}(n-2)T+\frac{C_{_{1}}}{C_{_{11}}}V_{_{1}}(n-\frac{2}{3})T \end{split} \tag{3}$$

$$V_{2}(n-\frac{1}{2})T = \frac{C_{2}}{C_{c} + C_{12}}V_{1}(n-1)T + \frac{C_{12}}{C_{c} + C_{12}}V_{2}(n-\frac{2}{3})T \qquad (4)$$

From Eq. 3 and 4 the z-domain transfer function is given by 5:

$$H(z) = \frac{V_{out}(z)}{V_{in}(z)} = \frac{0.241 (z^{-1} - z^{\frac{-1}{2}})}{1 - 0.0949 z^{-1} + 0.877 z^{-2}}$$
(5)

Output of the improved circuit and the previous study (Wang and Embabi, 2003) are compared in Fig. 4 at an input frequency of 1 MHz and $V_{\rm pp}$ = 1.2 V. For assessment of fall time improvement in proposed method a small part of Fig. 4 is magnified in Fig. 5.

As shown in Fig. 5, the fall time is improved by the non-linear action of switches $(M_{17}$ and $M_{18})$ in the proposed opamp. Simulated results show a remarkable reduction (~32%) in the power consumption of this circuit




Fig. 3: Band-pass SC filter




Fig. 4: Simulated output of differential band-pass filter at 6 MHz clock frequency




Fig. 5: Zoomed area of Fig. 4

compared to previous study. Figure 6 is acquired by using of more than 100 transient simulation results.




Fig. 6: Band-pass filter frequency response

LOW-PASS FILTER DESIGN

The input coupling capacitor, which is used in the input of conventional AZI circuits, prevents applying the AZI circuit to be realized as a low-pass filter. This problem is eliminated by the addition of an input circuitry (OP_0 and related components) as shown in Fig. 7 where this technique is used in a 2nd order low-pass filter. In ϕ_1 the output of OP_0 is set to Vcm and in ϕ_2 OP_0 is acting as a buffer with gain of (-1). It is obvious that the correct action of this stage depends on the relative accuracy of resistances and absolute accuracy is not crucially important.

Based on the above idea, Eq. 6 and 7 are obtained in the output of OP_1 and OP_2 , respectively.

$$V_{1}(n-1)T = -\frac{C_{f}}{C_{i1}}[-(V_{2}(n-\frac{3}{2})T)] + V_{1}(n-2)T - \frac{C_{1}}{C_{i1}}(-V_{i}(n-\frac{2}{3})T)$$
 (6)

$$V_2(n-\frac{1}{2})T = -\frac{C_2}{C_{\circ} + C_{12}}V_1(n-1)T + \frac{C_{12}}{C_{\circ} + C_{12}}V_2(n-\frac{2}{3})T \qquad \eqno(7)$$

Using the circuit shown in Fig. 7 and cascading them with the capacitor values of ($C_1 = 0.89$, $C_2 = 0.61$, $C_{i1} = 2$, $C_{i2} = 2$, $C_c = 1.06$ and $C_f = 0.89$) pF for the first stage and ($C_1 = 0.69$, $C_2 = 1$, $C_{i1} = 1$, $C_{i2} = 2$, $C_c = 0.38$ and $C_f = 0.69$) pF for the second stage, a low-pass fourth order Chebyshev filter is realized.

The circuit for the 4th order filter is further simplified by the fact that the designed input stage is no longer necessary for the input of the second cascaded biquad stage. This is due to the fact that the output of the first biquad stage is set to V_{CM} in ϕ_2 inherently. Using the above capacitor values and Eq. 6 and 7 the transfer function in z domain is obtained in 8.

$$H(z) = \frac{0.089 z^{-1}}{1 - 1.566 z^{-1} + 0.65 z^{-2}} \times \frac{0.0345 z^{-1}}{1 - 1.494 z^{-1} + 0.839 z^{-2}}$$
(8)

Figure 8 shows the differential output of the designed low-pass filter with input voltage of 1.2 V p-p and cut off




Fig. 7: Second order low-pass circuit




Fig. 8: Differential output of the Low-pass filter with $1.2\,\mathrm{v}_{\mathrm{p-p}}$ input at $600\,\mathrm{kHz}$




Fig. 9: Low-pass filter frequency response

frequency of 600 kHz at the clock frequency of 6 MHz. Frequency response of the designed filter is shown in Fig. 9. This plot is drawn using more than 100 HSPICE real time simulation.

CONCLUSION

The auto zeroed integrator performance is improved by a current steering method and the application of non-linear characteristics of the switched transistors. Based on this method, a band-pass filter with centre frequency of 1 MHz and clock frequency of 6 MHz with quality factor of 8 is designed and simulated. A ~32% reduction in power consumption and a reduction in fall time are also observed. The short come of the AZI circuit in the realization of switched capacitor low-pass filter has

been overcome by addition of an input circuitry. Based on this improvement, a low-pass 4th order filter with cut off frequency of 600 kHz and sampling frequency of 6 MHz with differential output swing of 1.4 volt with 1.5 volt supply is designed and simulated using 0.25 μm technology.

REFERENCES

Bidari, E., F. Maloberti, U. Moon, J. Steensgaard and G. Temes, 1999. Low-voltage switched-capacitor circuits. Proceeding of IEEE International Symposium of Circuits and Systems, 2: 49-51.

Cheung, V.S.L., H.C. Luong and K. Wing-Hung, 2002. A 1-V 10.7 MHz switched-opamp bandpass $\Delta\Sigma$ modulator using double-sampling finite-gain-compensation technique. IEEE J. Solid-State Circuits, 37 (10): 1215-1225.

Choksi, O. and L.R. Carley, 2003. Analysis of switchedcapacitor common-mode feedback circuit. IEEE Trans. Circuits Syst., 50 (12:) 906-917.

Dessouky, M. and A. Kaiser, 2001. Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping. IEEE J. Solid-State Circuits, 36 (3): 349-355.

Garcia-Ortega, J.M., E. Tlelo-Cuautle and C. Sanchez-Lopez, 2007. Design of current-mode Gm-C filters from the transformation of opamp-RC filters. J. Applied Sci., 7 (9): 1321-1326.

Guan, H., B.J. Cho, M.F. Li, Z. Xu, Y.D. He and Z. Dong, 2001. Experimental evidence of interface-controlled mechanism of quasi-breakdown in ultrathin gate oxide. IEEE Trans. Elect. Devices, 48 (5): 1010-1013.

Hernandez-Garduno, D. and J. Silva-Martinez, 2006. Continuous-time common-mode feedback for high-speed switched-capacitor networks. IEEE J. Solid-State Circuits, 40 (8): 1610-1617.

Rashtian, M. and O. Hashemipour, 2006. An Improved Low-Voltage High Speed Switched Capacitor Circuit, ICEE.

Sauerbrey, J., T. Tille, D. Schmitt-Landsiedel and R. Thewes, 2002. A 0.7-V mosfet-only switched-opamp $\Sigma\Delta$ modulator in standard digital CMOS technology. IEEE J. Solid-State Circuits, 37 (12): 1662-1669.

Wang, L. and S.H.K. Embabi, 2003. Low-voltage highspeed switched-capacitor circuits without voltage bootstrapper. IEEE J. Solid-State Circuits, 38 (8): 1411-1415.