



Journal of Applied Sciences

ISSN 1812-5654

science
alert

ANSI*net*
an open access publisher
<http://ansinet.com>

A Novel Design of Ternary Galois Field Based on Carbon Nano Tube FETs

¹S. Abdollahvand, ²E. Shahamatnia, ³P. Keshavarzian and ³K. Navi

¹Department of Computer Engineering, Islamic Azad University, Science and Research Branch, Tehran, Iran

²Shahid Beheshti University, Microelectronics Lab, Tehran, Iran

³Department of Electrical and Computer Engineering, Shahid Beheshti University, Tehran, Iran

Abstract: In this study, a novel design of ternary multiplier and adder based on carbon nanotube field effect transistors is proposed to implement Galois field. Ternary logic is implemented utilizing the dependency of threshold voltage to diameter of carbon nanotube. Regarding the importance of multiplier and adder circuits in computer systems, the design of these circuits by field effect transistors with carbon nanotube channel will pave the way for production of more complex circuits and achieving computer systems in nano scales. The number of transistors and resistors in the proposed design is reduced compared to the design which uses multiple-valued logic basic operators.

Key words: FETs, CNT, ternary Galois field, multiple-valued logic

INTRODUCTION

With the progress of CMOS circuits scaling, transistor dimension has been reducing more and more. This has led to more integrated circuits with higher complexity and efficiency (Raychowdhury *et al.*, 2006). Due to the limitations of silicon based Field Effect Transistors (FETs), finding a proper substitute has become one of the main interests of researchers.

Carbon Nano Tube (CNT) studies carried out since 1991 revealed the unique morphologies and special characteristics of CNT such as: the relatively small dimensions, high mobility of electrons (Keshavarzian and Navi, 2007; Dwyer *et al.*, 2004) and ballistic transport (Paul *et al.*, 2006). Thus CNT has been suggested as an appropriate substitute for silicon.

As the manufacturing technology of very large scale integrated circuits meliorates, the number of transistors that chips embed and the number of functions that chips implement increases. Hence, more input and output pins are required. To reduce the interconnections caused by implementing VLSI circuits in binary logic, Multiple-Valued Logic (MVL) is suggested. The number of lines needed for data transfer in MVL is less than in binary logic (Damarla and Hossain, 1991).

Multiple-valued logic is capable of reducing the area consumption and solving the complexity of interconnection problem. Moreover, by using MVL fewer operations will be needed to implement a mathematical function (Raychowdhury and Roy, 2004). Multiple-valued logic has been employed by different approaches such as: current mode, voltage mode and hybrid mode.

This study introduces a novel design for two CNT circuits which can be the important building blocks of any computing system. Voltage mode is used to implement ternary radix Galois field. It is shown that number of transistors and resistors in the new design is considerably reduced and hence it can have many applications in nano circuits.

CARBON NANO TUBE FIELD EFFECT TRANSISTORS (CNTFETs)

Graphite is a major isotope of carbon which can be formed in the nano-scale as one of the following forms:

- Carbon Nano Ball (Bucky Ball)
- Carbon Nano Coil (CNC)
- Carbon Nano Tube (CNT)

Carbon Nano Tubes are sheets of graphite that are rolled into the form of a tube. These cylindrical sheets are made of one or several layers of carbon atoms which are arranged in a honeycomb form. Single layer CNT can be either semi-conducting characteristics or metallic characteristics, depending on the arrangement of atoms. The conductivity and sturdiness of metallic CNT can be put to use in interconnections. In the other hand, semi-conducting feature of CNT is used in making field effect transistors. In 1998 the first carbon nanotube field effect transistors were demonstrated at Delft and at IBM (O'Connell, 2006). CNT transistors can be categorized into two types: The first is the ballistic CNTFET in which the channel exists inherently and the source and drain regions are doped. In the second type source and drain

regions are metallic and transmission within the channel is controlled by electron tunneling through the Shottky barrier at the source-channel junction. In this study, we use ballistic carbon nano tube FETs due to the fact that they have higher on current (Raychowdhury *et al.*, 2003).

CNTFETs can effectively change the voltage into current (Hashempour and Lombardi, 2007). High on current and on-off ratio are the other excellent electrical features of them (Keshavarzian and Navi, 2007; Hashempour and Lombardi, 2007). The smaller molecular structure makes it possible to do more scaling than what is practicable with the current lithographical techniques. Ballistic transmission reduces the CNTFETs power consumption and this makes them ideal for high speed computation.

Characteristics of carbon nano tube FETs are qualitatively similar to those of silicon FETs (Raychowdhury and Roy, 2004). Furthermore, carbon nano tube FETs have lower power consumption and higher speed in comparison to silicon FETs (Al-Rabadi, 2007).

BASIC OPERATORS OF MULTIPLE-VALUED LOGIC (MVL)

Let $f(X)$ be an n -variable r -valued function where, $X = \{x_1, x_2, \dots, x_n\}$ and each variable x_i can take up values from $R = \{0, 1, 2, \dots, r-1\}$. This makes the function $f(X)$ a mapping $f: R^n \rightarrow R$ and hence r^n different functions can be defined in set f . The basic MVL operators (Smith, 1988) we've used in this design are explained below:

Definition: A min (minimum) operator is defined as:

$$\min(a_1, a_2, \dots, a_n) = a_1 \bullet a_2 \bullet \dots a_n$$

where a_1, a_2, \dots, a_n belong to the set R .

Definition: A max (maximum) operator is defined as:

$$\max(a_1, a_2, \dots, a_n) = a_1 + a_2 + \dots a_n$$

where, a_1, a_2, \dots, a_n belong to the set R .

Definition: A tsum (truncated sum) operator is defined as:

$$\begin{aligned} \text{tsum}(a_1, a_2, \dots, a_n) &= a_1 \oplus a_2 \oplus \dots a_n \\ &= \min(a_1 + a_2 + \dots a_n, r-1) \end{aligned}$$

where, a_1, a_2, \dots, a_n belong to the set R .

Definition: A logical complement operator is defined as:

$$\bar{a} = (r-1)-a$$

where, a belongs to the set R .

Definition: A literal operator is a unary operator and is defined as:

$${}^a x^b = \begin{cases} r-1 & a \leq x \leq b \\ 0 & \text{Otherwise} \end{cases}$$

Definition: A modsum operator is defined as:

$$\text{modsum}(a_1, a_2, \dots, a_n) = (a_1 + a_2 + \dots a_n) \text{ mod } r$$

where, a_1, a_2, \dots, a_n belongs to the set R .

By using basic operators of MVL different circuits can be implemented. min, tsum and not operators used in this study, are implemented by CNTFETs by Raychowdhury and Roy (2004). min and tsum operators have 6 transistors and 5 resistors. not operator has 2 transistors and 2 resistors.

Gate-Source and Gate-Drain capacitance and also Drain-Source current is calculated by the equations below (Raychowdhury and Roy, 2004):

$$C_{gs/gd} = qN_0 \frac{AL}{KT} \exp(\epsilon_{s/d}) \text{ for } \epsilon_{s/d} < 0 \text{ and } v_{gs} \leq \Delta_1 \tag{1}$$

$$= qN_0 \frac{AL}{KT} \exp(\epsilon_{s/d})(1-\alpha) \text{ for } \epsilon_{s/d} < 0 \text{ and } v_{gs} \geq \Delta_1 \tag{2}$$

$$= qN_0 \frac{BL}{KT} \text{ for } \epsilon_{s/d} \geq 0 \text{ and } v_{gs} \leq \Delta_1 \tag{3}$$

$$= qN_0 \frac{BL}{KT} (1-\alpha) \text{ for } \epsilon_{s/d} \geq 0 \text{ and } v_{gs} \geq \Delta_1 \tag{4}$$

$$I_{ds} = \frac{4eK_0T}{h} [L \ln(1 + \exp(-\epsilon_s)) - L \ln(1 + \exp(-\epsilon_d))] \tag{5}$$

where, L is the length of nano tube and α , A and B are physical fitting parameters. N_0 and $\epsilon_{s/d}$ are obtained from the equations below:

$$N_0 = \frac{4KT}{3lV_{\pi}b} \tag{6}$$

$$\epsilon_{d/s} = \left(\frac{\Psi_s - \Delta_1 - \mu_1}{KT} \right) \tag{7}$$

V_{π} is the C-C (carbon-carbon) bonding energy (≈ 3 eV), b is the C-C bonding distance (≈ 0.142 nm) and Δ_1 is given by the equation below:

$$\Delta_1 = \frac{0.42}{d(nm)} \text{ eV} \tag{8}$$

where, Ψ_s is the source potential and μ_s and μ_d are the source and the drain Fermi-Levels, respectively.

GALOIS FIELD

A field is a set with two operations that are closed with respect to that set. These operations are multiplication and addition. A Galois field is a field with finite number of elements equal to a prime number or some power of it (Zilic and Vranesic, 1993). The usual notation for Galois fields is $GF(P^n)$, where P is a prime number and n is an integer number. Binary Galois field, $GF(2)$, is implemented by XOR and AND gates. Which correspond to addition and multiplication operations, respectively. In this study we've implemented ternary radix Galois field. Figure 1 represents the multiplication and addition truth table of $GF(3)$. It can be seen that in every row of the addition table in Fig. 1, elements are all different. These elements are repeated in every row in a cyclic order. Moreover, if the zero elements (shaded in the table) are removed from the multiplication table, then the remaining elements will have the same cyclic repeating order (Kalay *et al.*, 1999; Zilic and Vranesic, 1993).

Due to the cyclic group property of the multiplication and addition operators, Galois field circuits are highly testable and any single fault changing the input value will lead to the output value alteration as well. Hence, this characteristic is very useful in fault detection (Kalay *et al.*, 1999).

In MVL, there have been many ways suggested to represent the logical functions in canonical form and to simplify them. Every multiple-valued logic function can be expressed as sum of minterms or product of maxterms. Minterm is obtained by use of min operator on literals and a constant (Dueck, 1999). Three operators min, max and literal makes a functionally complete set and accordingly every multiple-valued function can be represented using them (Tang *et al.*, 1998). This approach suggested by Allen-Givone is a powerful method however, in case of functions with noncontiguous minterms where simplification is not possible it leads to more terms (Damarla and Hossain, 1991). min, literal and tsum operators can also be employed for multiple-valued function representation (Yildirim *et al.*, 1993). Another approach is proposed by Dueck (1999) which utilizes the min and modsum operators (Damarla and Hossain, 1991). Thanks to the cyclic property of modsum operator, testability of this approach is enhanced compared to the preceding ones.

Reed-Muller transform is an approach in which the Galois field has a key role in circuit design (Zilic and Vranesic, 1995). This transform consists of polynomial representation of logical functions over finite fields. Using this approach in binary logic, $GF(2)$ is implemented by AND and XOR gates. By changing field radix,

+	0	1	2	×	0	1	2
0	0	1	2	0	0	0	0
1	1	2	0	1	0	1	2
2	2	0	1	2	0	2	1

Fig. 1: $GF(3)$ multiplication and addition truth table

Reed-Muller transform can be utilized in Galois fields with different radices and multiple-valued functions can be implemented by means of multiplication and addition.

High testability of GF multiplication and addition operators makes it suitable for function representation since it introduces superior testability than the approach which applies modsum and AND (Kalay *et al.*, 1999).

Furthermore, Galois field is employed in a wide variety of applications such as: error correction coding, cryptography and polynomial function implementation (Zilic and Vranesic, 1995; Al-Rabadi, 2007). Taking into account the high applicability of Galois field and its importance in multiple-valued functions representation and simplification, we aim to implement Galois field in this study.

A NOVEL GALOIS FIELD DESIGN

Here, we specify the proposed design of $GF(3)$ multiplication and addition operators using CNTFETs. In this implementation supply voltage has been chosen to be 1.5 V (V_{DD}) which ensures sufficient static noise margin. Voltage values less than 0.5 V are taken as logic 0, voltage values between 0.5 V and 1 V are interpreted as logic 1 and voltage values between 1 V and 1.5 V are regarded as logic 2. This implementation consists of CNTFET transistors with two different diameters, 1.4 and 0.5 nm. These nanotube transistors have the corresponding threshold voltages $V_{th1} = 300$ mV and $V_{th2} = 840$ mV, respectively.

Multiplication circuit: Figure 2 shows the circuit realization of multiplication operation. In this circuit, output is set to logic 0 using a pull up network. In the pull down network, circuit is divided into two separate sections; the one with the resistor set the circuit output to logic 1 by voltage division and the other section set the output to logic 2. Here, we have used two variables a and b and their complements as input. The compliment consist of two 100 K Ω resistors and two transistors (Raychowdhury and Roy, 2004).

In multiplication operation if any of the inputs is zero then the circuit output will equal zero. Thus, in the pull down network transistors are arranged in a way in which




Fig. 2: GF(3) multiplication circuit using CNTFETs. The diameter of transistors T1, T2, T3, T4, T7, T8, T10 and T11 is 1.4 nm and the diameter of the other transistors (T5, T6, T9 and T12) is 0.5 nm

there is no path available and all transistors are off. Let us consider some examples to verify the circuit operation. Consider the case in which the inputs a and b are 0 and 1, respectively. Since, the pull down network path is off, the output outz is set to 1.5 V by pull up network path and hence circuit output goes to logic 0.

Now let's examine the case in which the inputs a and b both get the value of logic 1 or logic 2. Here, the output outz will go to

$$\frac{v_{dd} \times R}{R + R}$$

by one of the paths in the resistor section of the pull down network. When the inputs are both logic 1, the complement will be the same as input. As a result transistors T1, T2, T3 and T4 that have the threshold voltages $V_{th1} = 300$ mV go on and consequently the circuit output goes to logic 1. When the inputs are both logic 2, transistors T5 and T6 threshold voltages $V_{th2} = 840$ mV go on.

Now, consider the case in which one of the inputs a and b is 1 and the other is 2. In this case, resistor path transistors all go off. Transistors T7 and T8 with threshold voltages equal to 300 mV and T9 with threshold voltage equal to 840 mV go on and the output outz gets the logic 0.

As it is explicitly shown in Fig. 2, the multiplication circuit has 2 resistors and 12 carbon




Fig. 3: GF(3) addition circuit using CNTFETs. The diameter of transistors T1, T2, T3, T8, T13, T14, T15 and T16 is 0.5 nm and the diameter of the other transistors (T4, T5, T6, T7, T9, T10, T11 and T12) is 1.4 nm

nanotube field effect transistors. The not gate also adds 2 more resistors and transistors. Moreover, the complement of inputs, \bar{a} and \bar{b} , imposes 2 more resistors and transistors for each input. This will make a total number of 8 resistors and 18 transistors for the proposed multiplication circuit.

Addition Circuit: GF(3) addition circuit using CNTFETs is provided in Fig. 3. The circuit inputs are a, b and their complements. Resistors used are all of 100 K Ω . In case that inputs a and b are, respectively 0 and 0 or 1 and 2 or 2 and 1, all transistors of the pull down network go off and the circuit output equals logic 0.

Consider the case in which the inputs a and b are 0 and 1, respectively. T6, T7 and T8 transistors which have the corresponding threshold voltages 300, 300 and 840 mV, respectively, go on. The output outz goes to

$$\frac{v_{dd} \times R}{R + R}$$

by the path in resistor section on the pull down network and hence it equals logic 1.

Now, if the input values of a and b swaps, $a = 1$ and $b = 0$, transistors T3, T4 and T5 with threshold voltages 840, 300 and 300 mV, respectively, go on and output circuit equals 1.

In case that both inputs a and b are 2, then the T1 and T2 transistors both with threshold voltages equal to 840 mV go on and the circuit output is logic 1.

Table 1: Number of transistors and resistors required for multiplication and addition circuits implementation in ternary logic

	Proposed approach		Using tsum, min, literal	
	Resistor No.	Transistor No.	Resistor No.	Transistor No.
Multiplier	8	18	55	66
Adder	8	22	85	102

Consider the case where, a and b are both 1. Then the transistors T9, T10, T11 and T12 all with the threshold voltage 300 mV will go on and the circuit output will be 2 by the path in the non-resistor section of the pull down network. If a = 2 and b = 0 then T15 and T16 transistors with threshold voltage 840 mV will go on and circuit output will be 2. Now, if it is vice versa and a = 0 and b = 2, the transistors T13 and T14 go on and output outz is 0.

Figure 3 depicts 2 resistors and 16 carbon nanotube transistors. Similar to the multiplication circuit, by taking into account the not gates, the total number of resistors and carbon nanotube field effect transistors in the proposed addition circuit will be 8 and 22, respectively.

RESULTS

Ternary Galois field implemented with min, tsum and literal operators will have the canonical form represented below:

$$a \times b = 1 \bullet^2 a^2 \bullet^2 b^2 \oplus 2 \bullet^2 a^2 \bullet^1 b^1 \oplus 2 \bullet^1 a^1 \bullet^2 b^2 \oplus 1 \bullet^1 a^1 \bullet^1 b^1 \quad (9)$$

$$a + b = 1 \bullet^0 a^0 \bullet^1 b^1 \oplus 2 \bullet^0 a^0 \bullet^2 b^2 \oplus 1 \bullet^1 a^1 \bullet^0 b^0 \oplus 2 \bullet^1 a^1 \bullet^1 b^1 \oplus 2 \bullet^2 a^2 \bullet^0 b^0 \oplus 1 \bullet^2 a^2 \bullet^2 b^2 \quad (10)$$

According to the Eq. 9 and 10, number of min operators needed to implement multiplication and addition is 8 and 12, respectively. Also number of required tsum operators is 3 and 5. Furthermore, 4 literal operators are essential for multiplication and 6 for addition. In case that operator set is chosen to be min, max and literal, the number of min and literal operators required won't differ and the number of max operators will be 3 and 5 for the multiplication and addition, respectively.

As it is shown in Table 1 even if the literal operators are disregarded, number of transistors and resistors used in this proposed approach is far less than these approaches.

CONCLUSION

High testability of Galois field along with its great applicability in mathematical and logical function representation makes the implementation of multiple-valued circuits using multiplication and addition operators

to be very efficient. In this study a novel design for ternary multiplication and addition circuits in voltage mode has been proposed as the basic circuits. The proposed multiplication circuit reduces the number of transistors by at least 72.73% and the number of resistors by at least 85.45%. Moreover, number of transistors and resistors in the proposed addition circuit is reduced by at least 78.43 and 90.59%, respectively.

According to the promising advantages of this new design in reducing the number of circuit elements and very unique characteristics of carbon nanotube field effect transistors and also due to the high testability of Galois field, using the proposed circuits as the building blocks in designing ternary valued logical circuits and implementing mathematical functions will lead to a major reduction in size and power consumption and will bring a certain improvement in testability.

REFERENCES

Al-Rabadi, A.N., 2007. Carbon Nano Tube (CNT) Multiplexers for multiple-valued computing. *Elect. Energy*, 2: 175-186.

Damarla, T.R. and F. Hossain, 1991. Spectral techniques for multiple valued logic circuits. *Proceedings of the IEEE International Symposium on Multiple-Valued Logic*, No. 21, May 26-29, IEEE Computer Society, London, pp: 340-346.

Dueck, G.W., 1999. Direct Cover MVL minimization with cost-tables. *Proceedings of the IEEE Transactions on Computers*, No. 22, May 22-28, Sendai, Japan, pp: 58-65.

Dwyer, C., M. Cheung and D.J. Sorin, 2004. Semi-empirical SPICE models for carbon nanotube FET logic. *Proceedings of the IEEE Nano*, Vol. 4, Aug. 17-19, IEEE Computer Society London, pp: 1-3.

Hashempour, H. and F. Lombardi, 2007. Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs. *Proceedings of the Design Automation and test in Europe*, Apr. 16-20, EDA Consortium, pp: 172-177.

Kalay, U., M.A. Perkowski and D.V. Hall, 1999. Highly testable Boolean ring circuits. *Proceedings of the IEEE Transactions on Computers*, No. 22, May 20-22, IEEE Computer Society, Washington, DC., USA, pp: 268-274.

Keshavarzian, P. and K. Navi, 2007. Optimum quaternary Galois field circuit design through carbon nano tube technology. *Proceedings of the 15th IEEE International Conference on Advanced Computing and Communications(ADCOM)*, Dec. 18-21, Guwahati, Assam, pp: 214-219.

- O'Connell, M.J., 2006. Carbon Nanotubes: Properties and Applications. CRC Taylor and Francis, New York, ISBN-13: 978-0-8493-2748-3.
- Paul, B.C., S. Fujita, M. Okajima and T. Lee, 2006. Modeling and analysis of circuit performance of ballistic CNFET. Proceedings of the ACM DAC, July 24-28, ACM New York, USA, pp: 717-722.
- Raychowdhury, A., S. Mukhopadhyay and K. Roy, 2003. Modeling of ballistic carbon nanotube field effect transistors for efficient circuit simulation. Proceedings of ACM International Conference on Computer Aided Design, Nov. 11-13, IEEE Computer Society Washington, DC, USA, pp: 487-490.
- Raychowdhury, A. and K. Roy, 2004. A novel multiple-valued logic design using ballistic carbon nanotube FETs. Proceedings of the IEEE International Symposium on Multiple-Valued Logic, No. 34, May 19-22, IEEE Computer Society Washington, DC, USA, pp: 14-19.
- Raychowdhury, A., X. Fong, Q. Chen and K. Roy, 2006. Analysis of super cut-off transistors for Ultralow power digital logic circuits. Proceedings of the ACM ISLPED, Oct. 4-6, ACM New York, USA, pp: 2-7.
- Smith, K.C., 1998. Multiple-valued logic: A tutorial and appreciation. Proceedings of the IEEE Computer, Vol. 21, Apr. 1998, IEEE Computer Society, pp: 17-27.
- Tang, Z., Q. Cao and O. Ishizuka, 1998. A learning multiple-valued logic network: Algebra, algorithm and applications. Proceedings of the IEEE Transactions on Computers, Vol. 47, No. 2, Feb. 1998, IEEE Computer Society, London, pp: 247-251.
- Yildirim, C., J.T. Butler and C. Yang, 1993. Multiple-valued PLA minimization by concurrent multiple and mixed simulated annealing. Proceedings of the IEEE International Symposium on Multiple-Valued Logic, No. 23, May 24-26, Sacramento, CA., USA, pp: 17-23.
- Zilic, Z. and Z. Vranesic, 1993. Current-mod CMOS galois field circuits. Proceedings of the IEEE Transactions on Computers, No. 23, May 24-27, IEEE Computer Society, London, pp: 245-250.
- Zilic, Z. and Z.G. Vranesic, 1995. A multiple-valued reed-Muller transform for incompletely specified functions. Proceedings of the IEEE Transactions on Computers, Vol. 44, Aug. 1995, Washington, DC., USA., pp: 1012-1020.