

Journal of Applied Sciences

ISSN 1812-5654





Cascaded Second Order Stages Adaptive Delta Sigma Modulation using OTAS

Farouq M. Al-Taweel
Department of Electrical Engineering, Faculty of Engineering Technology,
Al-Balqa Applied University, Jordan

Abstract: In this study, Proposed Cascaded Second order stages ADSM structure with single-bit quantization for the first stage and multi-bits for the rest of the stages provides better SNQR compared to the ordinary cascaded single stage ADSM structures. This paper proposes a unique two techniques of a cascaded second order ADSM system utilizing, adaptive quantization estimation and adaptive prediction estimation. The proposed system employs high Operational Transconductance Amplifier (OTA) having higher gain, enhanced performance and better sensitivity for the cascaded structure than normal ADSM. This new approach would achieve continuous time varying step size and high SQNR with oversampling ratios. Full system simulations are provided to illustrate the effect of linearity error quantization path for the cascaded structures.

Key words: Adaptive sigma delta modulation, operational transconductance amplifier, adaptive quantization, adaptive prediction time varying step size

INTRODUCTION

Delta sigma modulation with cascaded stages have been proposed (Gothenberg and Tenhunen, 2002; Al-Taweel, 2006). This approach uses digital correction. Sensitivity of OTAs adaptation circuits used in high precession analogue design would be reduced by careful design of the modulator architecture.

Achieving high resolution and large bandwidth is accomplished using high-order adaptive sigma delta modulators. The slope-overload distortion for any varying input signal, the higher-order noise shaping function was realized using cascaded second order SDM. These circuits are sensitive to analog circuit imperfections, a good matching between the digital output and the analog filter. A prominent problem of the design of cascaded delta sigma modulation is the leakage of the quantization noise (Al-Taweel, 2006; Kiss, 1999). At last, the noise leakage can be reduced in the analog or digital estimation circuit design (Jose, 2010; Zouari *et al.*, 2007).

Sigma delta quantizes estimate differently the quantization error of the first stage which is quantized by multi bit second stage. Also this modulator requires mismatch-shaping DAC in the first stage. Cancelation of the imperfect error causes the leakage of the quantization noise. To decrease this leakage, delta sigma modulation with second order cascaded stages are used. In the first stage of this scheme, 1-1.5 bit is applied whereas, 8-12 bit is applied in the second stage. Also, an adaptive digital FIR filter is applied in this scheme (Hawksford, 2005; Rombouts et al., 2003; Al-Taweel, 2010; Cauwenberghs and Temes, 2000).

This proposal consists of second order ASDM as shown in Fig. 1. The forth-order (2-2) cascaded modulator. Adaptive quantization with backward estimation is used in all sections. This can be obtained by feedback the encoded output signal adaptatively. As a result, the quantized input signal amplitude is estimated continuously, with low OSR of 16, as shown in Fig. 2. The output pulse of encoded signal feedback through adaptation scheme which consists of low pass filter followed by rectifier (OTAs) with variable voltage gain to continuously estimating the amplitude of sampling at every moment (Time varying the step size) to eliminate the varying input signal. If the input signal X(n) is rapidly increasing or decreasing, the output encoded pulses Y(n) are all 1s or all Os. Therefore the magnitude of the filter output will be relatively large. This will control the amount of the amplifier bias current which will vary the trans conductance (gm), then the voltage gain of the amplifier (A_v) which means time varying step size Δ (n), (Al-Taweel, 2006).

In this study, a cascaded second order ADSM system is presented. In this approach, utilizing, quantization adaptive estimation and adaptive prediction estimation are used. High Operational Transconductance Amplifier (OTA) included higher gain, enhanced performance and better sensitivity for the cascaded structure than normal ADSM is proposed. Our method achieves continuous time varying step size and high SONR with oversampling ratios. Simulation results show the illustration of the effect of linearity error quantization path for the cascaded structures.




Fig. 1: Second order ASDM section




Fig. 2: Proposed cascaded two stages second order ASDMs scheme

OVERSAMPLING ADCS

The ADC is suitable for high resolution low-speed application, such as audio signal (0,3-3.4) KHz where the conversion speed is less than 0,3 KHz. For higher conversion speed 100-150 MHZ, the sigma delta ADC is suitable and the resolution is approximately 10-12 bit. So, the Nyquist rates ADCs are fast and flash ADC.

Oversampling improves the resolution obtained from a general Nyquist rate converter by using higher sampling

frequency (fs>>2 f_m), where oversampling ratio is defined as the ratio between the sampling frequency and the Nyquist frequency. So, if the samples occur often enough, the original waveform can be completely recovered from the sample sequence without fold over distortion by a low-pass filter, therefore the quantization noise power of an ADC can be reduced by factor of OSR, (OSR = $fs/2f_m$ >>1) and for the maximum SNR there is a tradeoff between accuracy (N) and bandwidth ($2f_B$), Typically oversampling ratio ranges between 8 and 128.

SIMULATED QUANTIZATION NOISE

The quantization noise is calculated as a function of signal amplitude for a coder with uniform quantization intervals. The quantization error is created by digitizing an analog signal and is expressed as an average signal power to average noise power, so, the quantization error sequence q(n), is limited to $\pm \Delta/2$ and the quantization interval implying a uniform probability density of amplitude $1/\Delta$ (Limketkai and Victor, 2000; Ziemer and Tranter, 1995). The digital quantizer output y(n) is fed back through DAC which is converted back into an analog discrete time signal X(n). So, the quantization error sequence q(n) is:

$$q[N] = X[N] + X_n[n]$$
 (1)

$$e_{q_0} = e_{qi} + q[n] \tag{2}$$

where, e_{qi} and e_{qo} are the input and output quantizer, the a mplitude of the quantization error for the resolution N = 4 bits:

$$q[n] = \frac{\Delta}{2} = \left[\frac{A}{2} \right] \tag{3}$$

where, A is the peak amplitude of the input sin wave signals. According to the entire signal-to-noise quantization the ratio is given as:

$$SNR(dB) = 10 log(P_{_{S}}/p_{_{H}}) = 10 log\left(\frac{[A^{2}/2]}{[q^{2}/2]}\right) = [\frac{6A^{2}}{q^{2}}] \tag{4}$$

Substituting the total number of intervals into Eq. 4 produce the performance equation SNR as follows:

$$SNR(dB) = 10 log(\frac{3A^2 2^{2N}}{2A_{m}^2}) = 6.02 N + 1.67 + 20 log(A/A_{max})$$
 (5)

where, A_{max} is the maximum non overloaded amplitude, it's noted from Eq. 5 there is a relationship between the resolution N and its SNR performance in dB (Kiss, 1999; Jose, 2010).

In this study, cascaded two stages second order is introduced. Each stage converts the quantization error of the previous stage, then using the output of each stage to construct the output signal with little quantization errors of all stages as shown in Fig. 3.

The noise shaping can be achieved by recombination, the output of each stage of Fig. 2. Single-bit ADC is employed in the first second order stage




Fig. 3: Comparative SNR performance of the 2-O ASDM and cascaded 2-O ASDM




Fig. 4: SNDR as a function of input amplitude

and four bits ADC is employed in the lower resolution to improve the dynamic range, where the dynamic range is the ratio of the maximum amplitude signal to minimum amplitude signal, therefore, the ideal dynamic range is 30 dB. SNDR as a function of input amplitude is shown in Fig. 4.

Simulation shows that the maximum signal-to-quantization noise ratio for the cascaded structure achieved with higher performance and greater dynamic range (Ziemer and Tranter, 1995; Bellamy, 2000):

$$SNR(dB) = DR_{max} \times SNR_{min}$$
 (6)

$$\frac{P_{\text{max}}}{P_{\text{o}}} = \frac{P_{\text{max}}}{P_{\text{min}}} \times \frac{P_{\text{min}}}{P_{\text{o}}} \tag{7}$$




Fig. 5: SNR vs. oversampling ratio for fourth order cascaded ASDM

Using Eq. 5 or 6 the simulated SNR versus the oversampling ratio for fourth order cascaded shown in Fig. 5.

CONCLUSION

In this study, a cascaded second order ASDM is introduced. The noise leakage is cancelled by using adaptive analog circuits. The modulator employs 1 bit level quantization and 4 bits quantization in the final stage of 2-2 cascaded circuit, also the SQNR performance is achieved at low OSR, in order to increase the SNR and SNDR at oversampling ratio using adaptive circuit for each cascaded stage.

The simulation results for the proposed architecture were highlighted using a good OTA parameters with both large bandwidth and open loop gain. The proposed system achieved better SNR of 95 dB at X[n] = 4 dB and SNDR of 89 dB at X[n] = 4 dB. In addition to that an acceptable SNR was obtained for low OSR with good performance (N = 8).

REFERENCES

- Al-Taweel, F.M., 2006. New proposed second-order ASDM using OTAs. Am. J. Applied Sci., 3: 1726-1729.
- Al-Taweel, F.M., 2010. Continuous adaptive sigma delta modulation using lossy OTA-C. J. Inst. Math. Comput. Sci., 21: 399-400.
- Bellamy, J.C., 2000. Digital Telephony. 3rd Edn., John Wiley and Sons, USA.
- Cauwenberghs, G. and G.C. Temes, 2000. Adaptive digital correction of analog errors in MASH ADCs-Part I: Off-linen and blind on-line calibration. IEEE Trans. Circuits Syst. Analog Digital Signal Process., 47: 621-628.
- Gothenberg, A. and H. Tenhunen, 2002. Nonlinear quantization in low oversampling ratio sigma-delta noise shapers for RF applications. Analog Integr. Circuits Signal Process., 30: 193-206.
- Hawksford, M.O.J., 2005. Parametrically controlled noise shaping in variable state-step-back pseudo-Trellis SDM. IEE Proc. Vision, Image Signal Process., 152: 87-96.
- Jose, B.R., 2010. Design techniques for sigma-delta based ADC for wireless applications. Ph.D. Thesis, COCHIN University of Science and Technology, Kerala, India.
- Kiss, P., 1999. Adaptive digital compensation of analog circuit imperfections for cascaded delta-sigma analog-to-digital converters. Center for Design of Analog-Digital Integrated Circuits, Oreaon State University.
- Limketkai, B. and B. Victor, 2000. The design of a high-bandwidth sigma-delta modulator. EECS 247 Project Report.
- Rombouts, P., J. De Maeyer and L. Weysten, 2003. A 250 KHz 94-dB Double- sampling ? Δ Modulation A/D Converter with Modified Noise Transfer Function. IEEE J. Solid-State Circuits, 38: 1657-1662.
- Ziemer, R.E. and W.H. Tranter, 1995. Principles of Communications Systems, Modulation and Noise. 4th Edn., John Wiley and Sons, USA.
- Zouari S., H. Daoud, M. Loulou, P loumeau and N. Masmoudi, 2007. High order cascade multibit Δ modulator for wide band width applications. Int. J. Electron. Circuits Syst., 1: 630-636.